- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19901 > AT17LV010-10JC (Atmel)IC SER CNFIG PROM 1M 3.3V 20PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | AT17LV010-10JC |
| 廠商： | Atmel |
| 文件頁數(shù)： | 26/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SER CNFIG PROM 1M 3.3V 20PLCC |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 可編程類型： | 串行 EEPROM |
| 存儲(chǔ)容量： | 1Mb |
| 電源電壓： | 3 V ~ 3.6 V，4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 20-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 20-PLCC |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁
9
2321I–CNFG–2/08
AT17LV65/128/256/512/010/002/040
7.
Cascading Serial Configuration EEPROMs
For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configuration
memories, cascaded configurators provide additional memory.
After the last bit from the first configurator is read, the clock signal to the configurator asserts its
CEO output Low and disables its DATA line driver. The second configurator recognizes the Low
level on its CE input and enables its DATA output.
After configuration is complete, the address counters of all cascaded configurators are reset if
the RESET/OE on each configurator is driven to its active (Low) level.
If the address counters are not to be reset upon completion, then the RESET/OE input can be
tied to its inactive (High) level.
The AT17LV65 devices do not have the CEO feature to perform cascaded configurations.
8.
AT17LV Series Reset Polarity
The AT17LV series configurator allows the user to program the reset polarity as either
RESET/OE or RESET/OE. This feature is supported by industry-standard programmer
algorithms.
9.
Programming Mode
The programming mode is entered by bringing SER_EN Low. In this mode the chip can be pro-
grammed by the Two-Wire serial bus. The programming is done at V
CC supply only.
Programming super voltages are generated inside the chip.
10. Standby Mode
The AT17LV series configurators enter a low-power standby mode whenever CE is asserted
High. In this mode, the AT17LV65/128/256 configurator consumes less than 50 A of current at
3.3V (100 A for the AT17LV512/010 and 200 A for the AT17LV002/040). The output remains
in a high-impedance state regardless of the state of the OE input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GMM06DRYN | CONN EDGECARD 12POS DIP .156 SLD |
| XC17V16PC44I | IC PROM SER I-TEMP 3.3V 44-PLCC |
| AGM22DTMD | CONN EDGECARD 44POS R/A .156 SLD |
| XC17V16VQ44I | IC PROM SER I-TEMP 3.3V 44-VQFP |
| XC18V04VQ44C | IC PROM SRL FOR 4M GATE 44-VQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT17LV010-10JC SL383 | 制造商:Atmel Corporation 功能描述:EEPROM SERL-2WIRE 1MBIT 1M X 1 3.3V/5V 20PLCC - Tape and Reel |
| AT17LV010-10JC SL735 | 制造商:Atmel Corporation 功能描述:FPGA CONFIG SERIAL EEPROM, 1M, |
| AT17LV01010JI | 制造商:ATMEL 功能描述:* |
| AT17LV010-10JI | 功能描述:FPGA-配置存儲(chǔ)器 CONFIG SERIAL EEPROM 1M 3.3V - 10MHZ RoHS:否 制造商:Altera Corporation 存儲(chǔ)類型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20 |
| AT17LV01010JU | 制造商:Atmel Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。