- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381377 > ASM5I9773A (Alliance Semiconductor Corporation) 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer PDF資料下載
參數(shù)資料
| 型號： | ASM5I9773A |
| 廠商： | Alliance Semiconductor Corporation |
| 英文描述： | 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| 中文描述： | 2.5V或3.3V，200兆赫，12路輸出零延遲緩沖器 |
| 文件頁數(shù)： | 1/16頁 |
| 文件大小： | 624K |
| 代理商： | ASM5I9773A |
June 2005
rev 0.3
ASM5I9773A
Alliance Semiconductor
2575, Augustine Drive
Santa Clara, CA
Tel: 408.855.4900
Fax: 408.855.4999
www.alsc.com
Notice: The information in this document is subject to change without notice.
2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
Features
Output frequency range: 8.33MHz to 200MHz
Input frequency range: 6.25MHz to 125MHz
2.5V or 3.3V operation
Split 2.5V / 3.3V outputs
±2%( max ) Output duty cycle variation
12 Clock outputs: drive up to 24 clock lines
One feedback output
Three reference clock inputs: LVPECL or LVCMOS
300pS ( max ) output-output skew
Phase-locked loop (PLL) bypass mode
‘SpreadTrak’
Output enable/disable
Pin-compatible with CY29773, MPC9773 and
MPC973
Industrial temperature range: –40°C to +85°C
52pin 1.0mm TQFP package
RoHS Compliance
Functional Description
The ASM5I9773A is a low-voltage high-performance
200-MHz PLL-based zero delay buffer designed for high
speed clock distribution applications.
The ASM5I9773A features one LVPECL and two LVCMOS
reference clock inputs and provides 12 outputs partitioned
in three banks of four outputs each. Each bank divides the
VCO output per SEL(A:C) settings (see Table 2. Function
Table (Configuration Controls)). These dividers allow
output-to-input ratios of 8:1, 6:1, 5:1, 4:1, 3:1, 8:3, 5:2, 2:1,
5:3, 3:2, 4:3, 5:4, 1:1, and 5:6. Each LVCMOS-compatible
output can drive 50
series- or parallel-terminated
transmission lines. For series-terminated transmission
lines, each output can drive one or two traces, giving the
device an effective fanout of 1:24.
The PLL is ensured stable, given that the VCO is
configured to run between 200 MHz to 500 MHz. This
allows a wide range of output frequencies, from 8 MHz to
200 MHz. For normal operation, the external feedback
input FB_IN is connected to the feedback output FB_OUT.
The internal VCO is running at multiples of the input
reference clock set by the feedback divider (see Table 1.
Frequency Table).
When PLL_EN is LOW, PLL is bypassed and the reference
clock directly feeds the output dividers. This mode is fully
static and the minimum input clock frequency specification
does not apply.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASM5I9773A-52-ER | 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9773A-52-ET | Octal D-Type Flip-Flops With Clear 20-SOIC -40 to 85 |
| ASM5I9773AG-52-ER | Octal D-Type Flip-Flops With Clear 20-SOIC -40 to 85 |
| ASM5I9773AG-52-ET | Octal D-Type Flip-Flops With Clear 20-SO -40 to 85 |
| ASM5I9774AG-52-ER | 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ASM5I9773A-52-ER | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9773A-52-ET | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9773AG-52-ER | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9773AG-52-ET | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
| ASM5I9774A | 制造商:ALSC 制造商全稱:Alliance Semiconductor Corporation 功能描述:2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。