![](http://datasheet.mmic.net.cn/ams/AS3510_datasheet_104504/AS3510_7.png)
Product Brief AS3510
Rev. 1v2, June 2004
CONFIDENTIAL
Page 6 of 19
Control Interface
The interface is a standard I2C slave interface (write only).
The system uses address group 8 address 41h for audio-
processors. The following table shows the various control
options.
Byte 0 (default value: 0x80h)
Bit
Name
Description
7
DITH
dither enable
1: enable (default)
0: disable
6..5
DacON
11: Audio DAC is switched on
10: Audio DAC is switched on
01: Audio DAC is switched off
00: automatic mode, DAC is on only
when I2S interface is active
4
LP4/16
audio amplifier load switch
1: low power mode for speakers
with more than 16 Ohm.
0: normal mode, 4 Ohm loads
possible
3..0
Gain
gain settings for audio amplifier
from –39dB to +3dB in steps of 3dB
1111: full output swing: +3dB
1110: 0dB
.
0010: -36dB
0001: minimum output swing: -39dB
0000: mute
Table 5 – Software I2C Byte 0
Byte 1 (default value: 0x10h)
Bit
Name
Description
7
-
not used
6
Fadc2
1: doubles the sampling ADC freq.
0: normal ADC sampling frequnecy
5
USBspN
1: normal USB operation
0: suspend USB
4
PwUphld 0: switch off
3
AUXen
1: enable AUX inputs
0: disable AUX inputs
2
ADCen
1: ADC enable for microphone input
0: ADC disable
1..0
MicGain
gain settings for microphone
amplifier
11: 40dB
10: 40dB
01: 34dB
00: 28dB
Table 6 – Software I2C Byte 1
The PowerUp hold (PwUphld; Bit 4) is when an high pulse
on the PowerUp pin occures. To switch of the AS3520 the
PwUphld bit must be cleared.
Byte 2 (default value: 0x01h)
Bit
Name
Description
7..6
Iaudio
audio amplifier supply current
11: 50%
10: 66%
01: 83%
00: 100% (default)
5..4
Idac
audio DAC supply current
11: 50%
10: 60%
01: 75%
00: 100% (default)
3..1
-
not used, must be set to 000
0
MCLK#
1: DAC uses inverted MCLK
0: DAC uses normal MCLK
Table 7 – Software I2C Byte 2
Byte 3 (default value: 0x11h)
Bit
Name
Description
7..4
Version
not used
3
-
not used
1..2
-
not used, must be set to 000
0
I2Sdir
1: only 18bit data are accepted
0: also less than 18 bit can be sent
to the I2S interface and are shifted
internal
Table 8 – Software I2C Byte 3
ams
AG
Technical
content
still
valid