- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378405 > AND8009 (ON SEMICONDUCTOR) ECLinPS Plus SPICE Modeling Kit PDF資料下載
參數(shù)資料
| 型號(hào)： | AND8009 |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | ECLinPS Plus SPICE Modeling Kit |
| 中文描述： | 業(yè)界的EClinPS加SPICE建模套件 |
| 文件頁數(shù)： | 1/67頁 |
| 文件大小： | 211K |
| 代理商： | AND8009 |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
Semiconductor Components Industries, LLC, 2004
February, 2004 Rev. 10
1
Publication Order Number:
AND8009/D
AND8009/D
ECLinPS Plus
SPICE Modeling Kit
Prepared by:
Senad Lomigora, Paul Shockman
ON Semiconductor Broadband Applications Engineering
Objective
The objective of this kit is to provide customers with
enough circuit schematic and SPICE parameter information
to allow them to perform system level interconnect
modeling for the current devices of the ECLinPS Plus logic
line, ON Semiconductor’s high performance ECL family.
The kit is not intended to provide information necessary
to perform circuit level modeling on ECLinPS Plus
devices.
With packaged gate delays of 160 ps and output
edge rates as low as 80 ps, this family defines the
stateoftheartin ECL logic. The ECLinPS Plus line is one
of ON Semiconductor’s high performance ECL/PECL
family of products.
Schematic Information
The kit contains representative input and output
schematics, netlists, and waveform used for the ECLinPS
Plus devices. This application note will be modified as new
devices are added. The subcircuit models such as the input
or output buffer, package, input ESD and output ESD may
be interconnected as subcircuits to simulate specific device
characteristics as shown in Figure 1 below. The block
diagram in Figure 2 illustrates a typical situation which can
be modeled using the information in this kit.
Typical Input
Typical Input
Typical Input
Typical Output
50
6” Line
50
3” Line
50
10” Line
50
V
TT
Board Pin
Connection
Output Buffer
Model
Package
Model
Output ESD
Model
Input ESD
Model
Package
Model
Input Buffer
Model
Board Pin
Connection
Subcircuit Interconnects for Input Pins
Subcircuit Interconnects for Output Pins
Figure 1. Input and Output Pins Interconnects
Figure 2. Typical Application for I/O SPICE Modeling Kit
APPLICATION NOTE
http://onsemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AND8019 | Offline Converter Provides 5.0 Volt, 1.0 Amp Output for Small Electronic Equipment |
| AND8019D | Offline Converter Provides 5.0 Volt, 1.0 Amp Output for Small Electronic Equipment |
| AND8028 | Precision Sub-One Volt 1.7 Ampere Output LDO |
| AND8028D | Precision Sub-One Volt 1.7 Ampere Output LDO |
| AND8031 | Isolated Precision Regulation of a Single 1.8 Volt Output from a Universal Line Input |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AND8009/D | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:ECLinPS Plus SPICE Modeling Kit |
| AND8010 | 制造商:PURDY 制造商全稱:PURDY 功能描述:LED Displays |
| AND8010-B | 制造商:PURDY 制造商全稱:PURDY 功能描述:LED Displays |
| AND-8010GAL | 制造商:Purdy Electronics Corporation 功能描述:DISPLAY, SEVEN SEGMENT, 20.3MM, GREEN, No. of Digits / Alpha:1, Character Size:2 |
| AND-8010GCL | 制造商:Purdy Electronics Corporation 功能描述:DISPLAY, SEVEN SEGMENT, 20.3MM, GREEN, No. of Digits / Alpha:1, Character Size:2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。