- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C985 (Advanced Micro Devices, Inc.) enhanced Integrated Multiport Repeater Plus (eIMR+⑩) PDF資料下載
參數(shù)資料
| 型號： | AM79C985 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | enhanced Integrated Multiport Repeater Plus (eIMR+⑩) |
| 中文描述： | 強化的綜合多端中繼器加（eIMR⑩） |
| 文件頁數(shù)： | 29/48頁 |
| 文件大小： | 260K |
| 代理商： | AM79C985 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Am79C985
29
P R E L I M I N A R Y
Enable Software Override of Bank-B LEDs (Per Port -
AUI and TP Global)
SI Data
1100 ####
SO Data (Pri)
None
SO Data (Sec)
None
This command forces the LEDs in Bank B to blink. In-
dividual LEDs and combinations of LEDs can be select-
ed via the lower four bits of the command byte, as
follows.
####
0000-0111 TP0 - TP7
1000
1001
1010
1011
1100
1101
1110
Port(s) affected
Primary AUI
Secondary AUI
Both AUI ports
All TP ports
All ports
Primary Global
Secondary Global
The designated LED drivers(s) will switch between
LOW and ‘off’ at the rate set by the Software Override
of LED Blink Rate command. Enable Software Override
of Bank B LEDs references the blink rate last issued,
and overrides any other attribute specified by LDC
Software override of LEDs is disabled after reset.
0-2
.
Software Override of LED Blink Rate
SI Data
SO Data (Pri)
SO Data (Sec)
1110 1###
None
None
This command sets the blink Period of the LEDs with
Software Override enabled. The duty cycle is 50%. This
command defaults to ‘off’ at reset.
Setting
1110 1000
1110 1001
1110 1010
1110 1011
Blink Period
Off
512 ms
1560 ms
Solid On
These settings apply to the blink rate for both Bank A
and Bank B. This command must precede the Enable
Software Override of Bank A/B LEDs command. All LED
combinations selected for software override will refer-
ence the blink rate last issued.
Get (Read Commands)
AUI Port(s) Status
SI Data
SO Data (Sec)
SO Data (Pri)
SO Data (Single)
1000 1111
PBSL
0000 PBSL
PBSL 0000
P
PBSL
S
The combined AUI status of the eIMR+ device(s) allows
a single instruction to be used to monitor the AUI port(s).
The four local status bits are:
P
Partitioning Status
This bit is ‘0’ if the AUI port is partitioned and ‘1’ if the
AUI port is connected.
B
Bit Rate Error
This bit is set to ‘1’ if there is an instance of FIFO over-
flow or underflow. The bit is cleared when the eIMR+
device is read.
S
SQE Test Status
This bit is set to ‘1’ if the SQE test error is detected by
the eIMR+ chip. The bit is cleared when the status is
read.
L
Loopback Error
The MAU attached to the AUI port is required to loop-
back data transmitted to DO onto the DI circuit. If the
loopback carrier is not detected by the eIMR+ device,
this bit is set to ‘1’. This bit is cleared when the status
is read.
If a single eIMR+ device is connected to a HIMIB device,
SO is PBSL 0000. If two eIMR+ devices are connected
to a HIMIB device, SO on the primary device is 0000
PBSL
P
, and SO on the secondary device is PBSL
PBSL
S
. The subscript (
P
) indicates the statistics of the
primary eIMR+ device and the subscript (
the statistics of the secondary eIMR+ device.
P
S
) indicates
Alternate AUI Port(s) Status
There are three further variations of the AUI Port Status
Command allowing selective clearing of a combination
of B,S, and L bits. These are the following:
Alternate 1: B is not cleared, S and L are Cleared
SI Data
SO Data (Sec)
SO Data (Pri)
SO Data (Single)
1000 1011
PBSL
0000 PBSL
PBSL 0000
P
PBSL
S
Alternate 2: S and L are not cleared, B is Cleared
SI Data
SO Data (Sec)
SO Data (Pri)
SO Data (Single)
1000 1101
PBSL
0000 PBSL
PBSL 0000
P
PBSL
S
Alternate 3: None of S, B, and L are Cleared
SI Data
SO Data (Sec)
SO Data (Pri)
SO Data (Single)
1000 1001
PBSL
0000 PBSL
PBSL 0000
P
PBSL
S
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C985KCW | enhanced Integrated Multiport Repeater Plus (eIMR+⑩) |
| AM79C987 | Hardware Implemented Management Information Base (HIMIB) Device |
| AM79C987JC | Hardware Implemented Management Information Base (HIMIB) Device |
| AM79C987JCB | Hardware Implemented Management Information Base (HIMIB) Device |
| AM79C988A | IC,Motor Controller,CMOS,SOP,8PIN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C985JC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:enhanced Integrated Multiport Repeater Plus (eIMR+⑩) |
| AM79C985KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:enhanced Integrated Multiport Repeater Plus (eIMR+⑩) |
| AM79C985WW WAF | 制造商:Advanced Micro Devices 功能描述: |
| AM79C987 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Hardware Implemented Management Information Base (HIMIB) Device |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。