- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C940KCW (ADVANCED MICRO DEVICES INC) Media Access Controller for Ethernet (MACE) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C940KCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Media Access Controller for Ethernet (MACE) |
| 中文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP10 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁(yè)數(shù)： | 79/122頁(yè) |
| 文件大?。?/td> | 914K |
| 代理商： | AM79C940KCW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)當(dāng)前第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
AMD
79
Am79C940
Programmer’s Register Model (continued)
Addr
30
Mnemonic
—
Contents
R/W
R/W
as 0
R/W
as 0
Reserved
31
—
Reserved
SYSTEM APPLICATIONS
Host System Examples
Motherboard DMA Controller
The block diagram shows the MACE device interfacing
to a 8237 type DMA controller. Two external latches are
used to provide a 24 bit address capability. The first
latch stores the address bits A [15:8], which the 8237 will
output on the data line DB [7:0], while the signal ADSTB
is active. The second latch is used as a page register. It
extends the addressing capability of the 8237 from
16-bit to 24-bit. This latch must be programmed by the
system using an I/0 command to generate the signal
LATCHHIGHADR.
The MACE device uses two of the four DMA channels.
One is dedicated to fill the Transmit FIFO and the other
to empty the Receive FIFO. Both DMA channels should
be programmed in the following mode:
Command Register:
Memory to memory disabled
DREQ sense active high
DACK sense active low
Normal timing
Late Write
Note:
This is the same configuration as used in the IBM PC.
The 8237 and the MACE device run synchronous to the
same SCLK. The 8237 is programmed to execute a
transfer in three clock cycles This requires an extra wait
state in the MACE device during FIFO accesses. A sys-
tem not using the same configuration as in the IBM PC
can minimize the bus bandwidth required by the MACE
device by programming the DMA controller in the com-
pressed timing mode.
Care must be taken with respect to the number of trans-
fers within a burst. The 8237 will drive the signal
EOP
low every time the internal counter reaches the zero.
The MACE device however only expects
EOF
asserted
on the last byte/word of a packet. This means, that the
word counter of the 8237 should be initially loaded with
the number of bytes/words in the whole packet. If the ap-
plication requires that the packet will be constructed
from several buffers at transmit time, some extra logic is
required to suppress the assertion of
EOF
at the end of
all but the last buffer transferred by the DMA controller.
Also note that the DMA controller can only handle either
bytes or words at any time. It requires special handling if
a packet is transferred to the MACE device Transmit
FIFO in word quantities and it ends in an odd byte.
The 8237 requires an extra clock cycle to update the ex-
ternal address latch every 256 transfer cycles. This ex-
ample assumes that an update of the external address
latch occurs only at the beginning of the block transfer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KC | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KCW | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C961AKCW | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AKC | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940KI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940KI/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940VC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940VC/W | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940VCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。