- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366550 > AM79C940 (Advanced Micro Devices, Inc.) Media Access Controller for Ethernet (MACE) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C940 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Media Access Controller for Ethernet (MACE) |
| 中文描述： | 媒體訪問(wèn)控制器（MACE發(fā)生以太網(wǎng)） |
| 文件頁(yè)數(shù)： | 72/122頁(yè) |
| 文件大小： | 914K |
| 代理商： | AM79C940 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)當(dāng)前第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
AMD
72
Am79C940
Receive Collision Count (RCVCC) (REG ADDR 27)
RCVCC [7–0]
The Receive Collision Count (RCVCC) is a read only
8-bit counter, incremented when the receiver detects a
collision on the network. Note that the RCVCC value re-
turned in the Receive Frame Status (RFS3) will freeze at
a value of 255, whereas this register based version of
RCVCC is free running. The value will roll over after 255
receive collisions have been detected, setting the
RCVCCO bit (in the Interrupt Register and asserting the
INTR
pin if the corresponding mask bit (RCVCCOM in
the Interrupt Mask Register ) is cleared. RCVCC will be
reset to zero when read.
User Test Register (UTR)
The User Test Register is used to put the chip into test
configurations. All bits within the Test Register are
cleared upon a hardware or software reset. Bit assign-
ments are as follows:
(REG ADDR 29)
RTRE
RTRD
RPA
FCOLL
RCVFCSE
LOOP [1–0]
RES
Bit
Name
Description
Bit 7
RTRE
Reserved Test Register Enable.
Access to the Reserved Test
Registers should not be at-
tempted by the user.
Note that
access to the Reserved Test
Register may cause damage to
the MACE device if configured
in a system board application.
Access to the Reserved Test
Register is prevented, regard-
less of the state of RTRE, once
RTRD has been set. RTRE is
cleared by activation of the
RE-
SET
pin or SWRST bit.
Reserved Test Register Disable.
When set, access to the Re-
served Test Registers is inhib-
ited, and further writes to the
RTRD bit are ignored. Access to
the Reserved Test Register is
prevented, regardless of the
state of RTRE, once RTRD has
been set. RTRD can only be
cleared by hardware or software
reset.
Runt Packet Accept. Allows re-
ceive packets which are less than
the legal minimum as specified
by IEEE 802.3/Ethernet, to be
passed to the host interface via
the Receive FIFO. The receive
packets must be at least 8 bytes
(after SFD) in length to be
accepted. RPA is cleared by acti-
vation of the
RESET
pin or
SWRST bit.
Bit 6
RTRD
Bit 5
RPA
Bit 4
FCOLL
Force Collision. Allows the colli-
sion logic to be tested. The
MACE device should be in an in-
ternal loopback test for the
FCOLL test. When FCOLL = 1, a
collision will be forced during the
next transmission attempt. This
will result in 16 total transmission
attempts (if DRTRY = 0) with the
Retry Error reported in the Trans-
mit
Frame
Status
FCOLL is cleared by the activa-
tion of the
RESET
pin or SWRST
bit.
Receive FCS Enable. Allows the
hardware associated with the
FCS generation to be allocated
to the transmitter or receiver dur-
ing loopback diagnostics. When
clear, the FCS will be generated
and appended to the transmit
message
(providing
DXMTFCS in the Transmit
Frame Control is clear), and re-
ceived after the loopback proc-
ess through the Receive FIFO.
When set, the hardware associ-
ated with the FCS generation is
allocated to the receiver. A trans-
mit packet will be assumed to
contain the FCS in the last four
bytes of the frame passed
through the Transmit FIFO. The
received frame will have the FCS
calculated on the data field and
compared with the last four bytes
contained in the received mes-
sage. An FCS error will be
flagged in the Received Status
(RFS1) if the received and calcu-
lated values do not match.
RCVFCSE is only valid when in
any one of the loopback modes
as defined by LOOP [0–1]. Note
that if the receive frame is ex-
pected to be recognized on the
basis of a multicast address
match, the FCS logic must be al-
located
to
(RCVFCSE = 1). RCVFCSE is
cleared by activation of the
RESET
pin or SWRST bit.
register.
Bit3
RCVFCSE
that
the
receiver
Bit 2–1 LOOP [1–0] Loopback Control. The loopback
functions allow the MACE device
to receive its own transmitted
frames. Three levels of loopback
are provided as shown in the fol-
lowing table. During loopback
operation a multicast address
can only be recognized if
RCVFCSE = 1. LOOP [0–1] are
cleared by activation of the
RESET
pin or SWRST bit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C940JCW | Media Access Controller for Ethernet (MACE) |
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KC | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KCW | PCnetTM-ISA Single-Chip Ethernet Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940_00 | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940-16/25 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: |
| AM79C940-16JC | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LAN Node Controller |
| AM79C940-25JC | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LAN Node Controller |
| AM79C940AVC | 制造商:AMD 功能描述:79C940 AMD'94 SMT N6E2A |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。