- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C875KC (ADVANCED MICRO DEVICES INC) NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C875KC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
| 中文描述： | DATACOM, ETHERNET TRANSCEIVER, PQFP100 |
| 封裝： | 14 X 20 MM, PLASTIC, QFP-100 |
| 文件頁(yè)數(shù)： | 10/48頁(yè) |
| 文件大?。?/td> | 2480K |
| 代理商： | AM79C875KC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)
10
Am79C875
PIN DESCRIPTIONS
Media Connections
TX[3:0]
±
Transmit Output
The TX[3:0]± pins are the differential transmit output
pairs. The TX[3:0]± pins transmit 10BASE-T or MLT-3
signals depending on the state of the link of the port.
Output
RX[3:0]
±
Receive Input
The RX[3:0]± pins are the differential receive input
pairs. The RX[3:0]± pins can receive 10BASE-T or
MLT-3 signals depending on the state of the link of the
port.
Input
100BASE-FX Function/Test
SDI+/TEST[0]
Signal Detect Input+
(For Port 3 only)
This pin indicates signal quality status on the fiber-optic
link in 100BASE-FX mode. When the signal quality is
good, the SDI+ pin should be driven high relative to the
SDI- pin. 100BASE-FX is disabled when both pins are
simultaneously pulled low.
SDI- can also be used for
Signal Detect Common Mode Voltage input.
Analog Input/Output
When in test mode, SDI+, SDI-, FXR+, and FXR- pins
are used as TEST[3:0].
SDI-/TEST[1]
Signal Detect Input-
(For Port 3 only)
This pin indicates signal quality status on the fiber-optic
link in 100BASE-FX mode. When the signal quality is
good, the SDI+ pin should be driven high relative to the
SDI- pin. 100BASE-FX is disabled when both pins are
simultaneously pulled low. SDI- can also be used for
Signal Detect Common Mode Voltage input.
Analog Input/Output
When in test mode, SDI+, SDI-, FXR+, and FXR- pins
are used as TEST[3:0].
FXR+/TEST[2]
Fiber Receive Input
(For Port 3 only)
When Port 3 is configured as FX Channel, FXR± are
ECL level FX receive pins.
Analog Input/Output
When in test mode, SDI±, and FXR± pins are used as
TEST[3:0].
FXR-/TEST[3]
Fiber Receive Input
(For Port 3 only)
When Port 3 is configured as FX Channel, FXR± are
ECL level FX receive pins.
Analog Input/Output
When in test mode, SDI+, SDI-, FXR+, FXR- pins are
used as TEST[3:0].
FXT±
Fiber Transmit Output
(For Port 3 only) Analog Output
When Port 3 is configured as FX Channel, FXT± are
ECL level FX transmit pins.
Clock
REFCLK
Reference Clock Input Signal
The REFCLK pin is the reference clock input. The
REFCLK signal must be a 50-MHz signal.
Input
RMII Signals
TXD[3:0]_[1:0]
RMII TXD for Ports 0 to 3
These pins are the transmit data input to the RMII of
Ports 0:3.
Input
TX_EN[3:0]
RMII Transmit Enable
These pins are the transmit enable inputs to the RMII.
Input
RXD[3:0]_[1:0]
RMII Receive Data for Ports 0 to 3
These pins are the receive data for Port 0:3.
Output
RX_ER[2:0]
RMII Receive Error for Ports 0 to 2
These pins indicate receive errors for the correspond-
ing port. The pin goes HIGH whenever the
corresponding receiver detects a symbol error.
Output
RX_ER[3]/PHYAD_ST
RMII Receive Error for Port 3
PHY Address Shift
This pin indicates receive errors for Port 3. It goes
HIGH when the corresponding receiver detects a
symbol error.
Input/Output
At power up, this pin is used to set the PHY address by
increasing it by 1. If it is HIGH at power up, the PHYAD
of each port is the upper-3 bits and the port number for
the lower-2 bits. If it is LOW, the PHYAD is incremented
by 1. For example, if the pin is HIGH at power-up and
the upper-3 bits are set to 000, the PHYAD of each port
(in binary notation) is 00000, 00001, 00010, 00011 re-
spectively. If the pin is LOW at power-up and the upper-
3 bits are set to 000, the PHYAD of each port is 00001,
00010, 00011, and 00100, respectively. This allows a
method of avoiding setting an address to 00000, which
could cause problems with some MACs.
CRS_DV[3:0]
Carrier Sense/Data Valid
Input/Output, Pull-Down
The CRS_DV pin is asserted high when media is
non-idle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C875KI | NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
| AM79C901AJC | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
| AM79C901AJCT | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
| AM79C901AJI | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
| AM79C901AJIT | HomePHY Single-Chip 1/10 Mbps Home Networking PHY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C875KD | 制造商:Advanced Micro Devices 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR 制造商:Advanced Micro Devices 功能描述:NPD IC OPN ETHERNET TRANSCEIVER 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR |
| AM79C875KF | 制造商:Advanced Micro Devices 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR |
| AM79C875KI | 制造商:Advanced Micro Devices 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 4-CH 10Mbps/100Mbps 100-Pin PQR |
| AM79C90 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:CMOS Local Area Network Controller for Ethernet (C-LANCE) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。