- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366549 > Am7969-175LMC (Advanced Micro Devices, Inc.) TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) PDF資料下載
參數(shù)資料
| 型號： | Am7969-175LMC |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| 中文描述： | TAXIchip集成電路（透明異步Xmitter，接收器接口） |
| 文件頁數(shù)： | 66/127頁 |
| 文件大?。?/td> | 730K |
| 代理商： | AM7969-175LMC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁
AMD
62
TAXIchip Integrated Circuits Technical Manual
common mode range. The average DC value of the input signal is therefore relatively
unimportant.
There are three broad classes of TAXl-to-media interface:
1. Very short (<3
″
link length), usually DC coupled.
2. Terminated, DC coupled.
3. Terminated, AC coupled.
The short link is typical of a TAXIchip set to optical components connection. The
terminated cases are used for driving cables, also optical or other components with
incompatible power supply and/or logic level requirements may sometimes need circuits
and layout that exceed 3
″
.
5.1 V ery S hort Link, DC Coupled
For DC coupled inter-connections in which the distance between the serial pins and the
next device is less than 3
″
, transmission line terminations are not necessary. All that is
required is an appropriate PECL pull-down resistor, RE. Elimination of reflections is not
required for these short line lengths because the round-trip propagation is significantly
less than the 2 ns TAXIchip set rise and fall time. The effect of media mismatch in this
case is distortion and slowing of the transition due to the addition of the reflection to the
still changing edge.
Figure 5-1a
S tandard Load Circ uit
V
OH
= 4.1 V
V
CC
–2 V = 3 V
I
OH
50
12330E-7
Figure 5-1b
Pull-Down with I
OH
Matc hed to S tandard Load
I
OH
RE
V
OH
= 4.1 V
C
12330E-8
The lower limit for
RE
is that value which produces the maximum value of l
OH
. In a
standard PECL load circuit (Figure 5-1a) l
OH
max is given by:
(V
OH
– (V
CC
–2))/50 = (4.1–3)/50 = 22 mA
If we return RE to ground instead of 3 V (Figure 5-1b), the minimum value of
RE
becomes 4.1 V/22 mA, or 186
.
Reflections due to mismatch can be minimized by locating the pull-down resistor at the
end of the line, rather than the source. A mismatched line termination will give a
reflection coefficient less than one while leaving the end of the line open will give a
reflection coefficient of one (maximum reflection). Note that the supply voltage and logic
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79761 | Physical Layer 10-Bit Transceiver for Gigabit Ethernet (GigaPHY⑩-SD) |
| AM79761YC-10 | Physical Layer 10-Bit Transceiver for Gigabit Ethernet (GigaPHY⑩-SD) |
| AM79761YC-14 | Physical Layer 10-Bit Transceiver for Gigabit Ethernet (GigaPHY⑩-SD) |
| AM79865 | PHYSICAL DATA TRANSMITTER/PHYSICAL DATA RECEIVER |
| AM7992 | Serial Interface Adapter (SIA) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM7969-175PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver |
| AM7969-175PCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver |
| AM7969-70/B3A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver |
| AM7969-70/BXA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver |
| AM7969-70DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。