- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366549 > AM7969-175DC (ADVANCED MICRO DEVICES INC) TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM7969-175DC |
| 廠(chǎng)商： | ADVANCED MICRO DEVICES INC |
| 元件分類(lèi)： | 通用總線(xiàn)功能 |
| 英文描述： | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| 中文描述： | LINE RECEIVER, CDIP28 |
| 封裝： | CERAMIC, DIP-28 |
| 文件頁(yè)數(shù)： | 62/127頁(yè) |
| 文件大?。?/td> | 730K |
| 代理商： | AM7969-175DC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)當(dāng)前第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
58
TAXIchip Integrated Circuits Technical Manual
This optimization is at the expense of lock-up time. In TAXI systems, lock-up time is
relatively unimportant, since the system must achieve lock only during system power-up.
If the PLL achieves proper lock within a few tens, or even hundreds of microseconds, its
startup will be similar to the start-up characteristics of the system power supply.
The actual time to lock begins during power-up, when both Transmitter and Receiver
are marginally powered and the entire link is marginally functional. Transient effects
other than PLL characteristics, which typically occur during power-up, can either
lengthen or shorten the apparent lock time. These effects are a function of actual
implementation and are not discussed here. The discussion which follows assumes that
both Transmitter and Receiver are fully powered, and that the link is fully operational.
The only effects included are PLL transient effects.
If there is no data on the link (if the Transmitter is off, or if there is a quiet line) the data
recovery PLL will drift to its natural oscillation frequency. This frequency is determined
by component values and tolerances inside the Am7969 receive PLL, and will vary
slightly from both the Receiver reference frequency (at X1 of the Receiver) and the
Transmitter data frequency (X1 of the Transmitter).
When data appears on the line, the receive PLL must achieve phase lock from its
resting frequency. The structure of the PLL used in the TAXIchip set ensures that this
resting frequency will be no more than a few percent (typically less than 3%) from the
reference frequency applied at X1. This is in addition to the specified Transmitter/Re-
ceiver frequency mismatch allowed by the crystal tolerance specification of +0.1%.
Figure 3-1
Calc ulated Rec eiver Loc k-Up T ime
80
70
60
50
40
30
20
10
0
12330E-4
Lock-Up Time
(
μ
s)
Percent Offset Frequency at 125 MHz
0.1
1
2
HQ
JK
II
Neglecting frequency variations in the Transmitter and jitter in the data stream, the time
to lock is related to the PLL loop bandwidth and damping factor, and to the transition
density. The loop parameters are set by the internal component values and tolerance of
the TAXIchip set. A plot of calculated lock-up time vs Transmitter to Receiver frequency
offset and transition density is given in the Figure 3-1. Note that low transition density
causes longer lock times. In fact, at very low transition densities (1 transition per 10 bit
times of the HQ symbol), and large offset frequencies, the PLL may not be able to
acquire lock at all, even though the lock equation used to produce the graph seems to
indicate a solution. As the limits are approached, lock time may grow to several times
the value predicted by the lock equation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Am7969-175DMC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969-175LMC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM79761 | Physical Layer 10-Bit Transceiver for Gigabit Ethernet (GigaPHY⑩-SD) |
| AM79761YC-10 | Physical Layer 10-Bit Transceiver for Gigabit Ethernet (GigaPHY⑩-SD) |
| AM79761YC-14 | Physical Layer 10-Bit Transceiver for Gigabit Ethernet (GigaPHY⑩-SD) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM7969-175DCB | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Receiver |
| AM7969-175DKC | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7969-175DMC | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7969-175JC | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7969-175LKC | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。