參數(shù)資料
型號(hào): AM7968-125VBXA
廠商: Advanced Micro Devices, Inc.
英文描述: TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
中文描述: TAXIchip集成電路(透明異步Xmitter,接收器接口)
文件頁(yè)數(shù): 20/127頁(yè)
文件大?。?/td> 730K
代理商: AM7968-125VBXA
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
16
Am7968/Am7969
Am7968 Transmitter Functional Block
Description
(Refer to page 1)
Crystal Oscillator/Clock Generator
The serial link speed is derived from a master frequency
source (byte rate). This source can either be the built-in
Crystal Oscillator, or a clock signal applied through the
X
1
pin. This signal is buffered and sent to the CLKout-
put when Am7968 Transmitter is in Local mode.
CLK input is multiplied by ten (8-bit mode), eleven (9-bit
mode), or twelve (10-bit mode), using the internal PLL to
create the bit rate.
The working frequency can be varied between 3.3 MHz
and 17.5 MHz. The crystal frequency required to
achieve the maximum 175 Mbaud on the serial link, and
the resultant usable data transfer rate will be:
Crystal
Frequency
12.50 MHz
Am7968-125 Input and Am7969-125
Maximum Parallel Throughput
80 ns/pattern (100 Mbit/sec)
Internal
Divide Ratio
125/10
Mode
8-Bit
9-Bit
11.36 MHz
88 ns/pattern (102 Mbit/sec)
125/11
10-Bit
10.42 MHz
96 ns/pattern (104 Mbit/sec)
125/12
Crystal
Frequency
17.50 MHz
Am7968-175 Input and Am7969-175
Maximum Parallel Throughput
57.1 ns/pattern (140 Mbit/sec)
Internal
Divide Ratio
175/10
Mode
8-Bit
9-Bit
15.90 MHz
62.8 ns/pattern (143 Mbit/sec)
175/11
10-Bit
14.58 MHz
68.5 ns/pattern (145 Mbit/sec)
175/12
Input Latch
The Am7968’s Input Latch accommodates asynchro-
nous strobing of Data and Command by being divided
into two stages.
If STRBis asserted when both stages are empty, Data
or Command bits are transferred directly to the second
stage of the Input Latch and ACKrises shortly after
STRB This pattern is now ready to move to the Encoder
Latch at the next falling edge of CLK
An input pattern is strobed into the first stage of the Input
Latch only when the second stage is BUSY (contains
previously stored data). The Transmitter will be BUSY
when STRBis asserted a second time in a given CLK
cycle. Contents of the first stage are not protected from
subsequent STRBs within the same CLKcycle. At the
falling edge of CLK previously stored data is transferred
from the second stage to the Encoder Latch and the new
data is clocked into the second stage of the Input Latch.
If in Local mode, ACKwill rise at this time.
Encoder Latch
Input to the Encoder Latch is clocked by an internal sig-
nal which is synchronous with the shifted byte being
sent on the serial link. Whenever a new input pattern is
strobed into the Input Latch, the data is transferred to the
Encoder Latch at the next opportunity.
Data Encoder
Encodes twelve data inputs (8, 9, 10 Data bits or 4, 3, 2
Command inputs) into 10, 11, or 12 bits. The Command
data inputs control the transmitted symbol. If all Com-
mand inputs are LOW, the symbol for the Data bits will
be sent. If Command inputs have any other pattern then
the symbol representing that Command will be
transmitted.
Shifter
The Shifter is parallel-loaded from the Encoder at the
first available byte boundary, and then shifted until the
next byte boundary. The Shifter is being serially loaded
at all times. As data is being shifted out of the Transmit-
ter, the shifter fills from the LSB. If parallel data is avail-
able at the end of the byte, it is parallel-loaded into the
Shifter and begins shifting out during the next clock cy-
cle. Otherwise, the serially loaded data fills the next
byte. The serial data which loads into the Shifter is gen-
erated by an internal state machine which generates a
repeating Sync pattern.
Media Interface
The Media Interface is differential ECL, referenced to
+5 V. It is capable of driving lines terminated with 50
to
(V
CC
- 2.0) volts.
相關(guān)PDF資料
PDF描述
AM7969-125VBXA TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7968-125LKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7969-125LKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7968-175LKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7969-175LKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM7968-175DC 制造商:Rochester Electronics LLC 功能描述:
AM7968-175DCB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter
AM7968-175DKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7968-175DMC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7968-175JC 制造商:Rochester Electronics LLC 功能描述: