- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375310 > AM75PDL191CHH70I (SPANSION LLC) 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | AM75PDL191CHH70I |
| 廠(chǎng)商： | SPANSION LLC |
| 元件分類(lèi)： | 存儲(chǔ)器 |
| 英文描述： | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| 中文描述： | SPECIALTY MEMORY CIRCUIT, PBGA73 |
| 封裝： | FBGA-73 |
| 文件頁(yè)數(shù)： | 134/136頁(yè) |
| 文件大?。?/td> | 1250K |
| 代理商： | AM75PDL191CHH70I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)當(dāng)前第134頁(yè)第135頁(yè)第136頁(yè)
1
February 5, 2004
Product Selector Guide . . . . . . . . . . . . . . . . . . . . 11
MCP Block Diagram. . . . . . . . . . . . . . . . . . . . . . . 12
Connection Diagram–PDL127 . . . . . . . . . . . . . . .13
Special Package Handling Instructions ..................................13
Connection Diagram–PDL129 . . . . . . . . . . . . . . .14
Special Package Handling Instructions ..................................14
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . .15
Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
Ordering Information . . . . . . . . . . . . . . . . . . . . . .16
Am29PDL127H/AM29PDL129H Device Bus Operations ....... 17
Table 1. Device Bus Operations ..................................................... 18
Requirements for Reading Array Data ...................................19
Random Read (Non-Page Read) ........................................19
Page Mode Read ................................................................19
Table 2. Page Select .......................................................................19
Simultaneous Operation .........................................................19
Table 3. Bank Select (PDL129H) ....................................................19
Table 4. Bank Select (PDL127H) ....................................................19
Writing Commands/Command Sequences ............................20
Accelerated Program Operation ..........................................20
Autoselect Functions ...........................................................20
Standby Mode ........................................................................ 20
Automatic Sleep Mode ...........................................................20
RESET#: Hardware Reset Pin ...............................................21
Output Disable Mode ..............................................................21
Table 5. SecSi
TM
Sector Addresses ................................................21
Table 6. Am29PDL127H Sector Architecture ..................................22
Table 7. Am29PDL129H Sector Architecture ..................................29
Table 8. Am29PDL127H Boot Sector/Sector Block Addresses for Pro-
tection/Unprotection ........................................................................37
Table 9. Am29PDL129H Boot Sector/Sector Block Addresses for Pro-
tection/Unprotection
CE#f1 Control ..................................................................................38
Table 10. Am29PDL129H Boot Sector/Sector Block Addresses for
Protection/Unprotection
CE#f2 Control ..................................................................................38
Sector Protection. . . . . . . . . . . . . . . . . . . . . . . . . 39
Persistent Sector Protection ...................................................39
Persistent Protection Bit (PPB) ............................................39
Persistent Protection Bit Lock (PPB Lock) ..........................39
Dynamic Protection Bit (DYB) .............................................39
Table 11. Sector Protection Schemes .............................................40
Persistent Sector Protection Mode Locking Bit ...................40
Password Protection Mode .....................................................40
Password and Password Mode Locking Bit ........................41
64-bit Password ...................................................................41
Write Protect (WP#) ................................................................41
Persistent Protection Bit Lock ..............................................41
High Voltage Sector Protection ..............................................42
Figure 1. In-System Sector Protection/
Sector Unprotection Algorithms ...................................................... 43
Temporary Sector Unprotect ..................................................44
Figure 2. Temporary Sector Unprotect Operation........................... 44
SecSi (Secured Silicon) Sector
Flash Memory Region ............................................................44
Factory-Locked Area (64 words) .........................................44
Customer-Lockable Area (64 words) ...................................44
Figure 3. SecSi Protection Algorithm.............................................. 45
SecSi Sector Protection Bits ................................................46
Hardware Data Protection ......................................................46
Low VCC Write Inhibit .........................................................46
Write Pulse “Glitch” Protection ............................................46
Logical Inhibit .......................................................................46
Power-Up Write Inhibit .........................................................46
Common Flash Memory Interface (CFI) . . . . . . . 46
Table 12. CFI Query Identification String........................................ 47
System Interface String................................................................... 47
Table 14. Device Geometry Definition ............................................ 48
Table 15. Primary Vendor-Specific Extended Query ...................... 49
Command Definitions . . . . . . . . . . . . . . . . . . . . . 50
Reading Array Data ................................................................50
Reset Command .....................................................................50
Autoselect Command Sequence ............................................50
Enter SecSi Sector/Exit SecSi Sector
Command Sequence ..............................................................51
Word Program Command Sequence ......................................51
Unlock Bypass Command Sequence ..................................51
Figure 4. Program Operation ......................................................... 52
Chip Erase Command Sequence ...........................................52
Sector Erase Command Sequence ........................................52
Figure 5. Erase Operation.............................................................. 53
Erase Suspend/Erase Resume Commands ...........................53
Password Program Command ................................................53
Password Verify Command ....................................................54
Password Protection Mode Locking Bit Program Command ..54
Persistent Sector Protection Mode Locking Bit Program Com-
mand .......................................................................................54
SecSi Sector Protection Bit Program Command ....................54
PPB Lock Bit Set Command ...................................................54
DYB Write Command .............................................................54
Password Unlock Command ..................................................55
PPB Program Command ........................................................55
All PPB Erase Command ........................................................55
DYB Write Command .............................................................55
PPB Lock Bit Set Command ...................................................55
PPB Status Command ............................................................55
PPB Lock Bit Status Command ..............................................55
Sector Protection Status Command .......................................55
Command Definitions Tables .................................................. 56
Table 16. Memory Array Command Definitions ............................. 56
Table 17. Sector Protection Command Definitions ........................ 57
Write Operation Status . . . . . . . . . . . . . . . . . . . . 58
DQ7: Data# Polling .................................................................58
Figure 6. Data# Polling Algorithm .................................................. 58
RY/BY#: Ready/Busy# ............................................................ 59
DQ6: Toggle Bit I ....................................................................59
Figure 7. Toggle Bit Algorithm........................................................ 59
DQ2: Toggle Bit II ...................................................................60
Reading Toggle Bits DQ6/DQ2 ...............................................60
DQ5: Exceeded Timing Limits ................................................60
DQ3: Sector Erase Timer .......................................................60
Table 18. Write Operation Status ................................................... 61
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 62
Figure 8. Maximum Negative Overshoot Waveform...................... 62
Figure 9. Maximum Positive Overshoot Waveform........................ 62
ESD Immunity . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 64
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 65
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Am75PDL193CHH | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| AM75PDL193CHH70I | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| AM8TW-2405DI | 8 watt dc-dc converters |
| AM8TW-2405SI | 8 watt dc-dc converters |
| AM8TW-2412DI | 8 watt dc-dc converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM75PDL191CHHA | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| AM75PDL191CHHA70I | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| AM75PDL193BHHA | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| AM75PDL193BHHA70I | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| AM75PDL193CHH | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。