參數(shù)資料
型號(hào): AM70PDL129BDH66IS
廠商: SPANSION LLC
元件分類: 存儲(chǔ)器
英文描述: 2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
中文描述: SPECIALTY MEMORY CIRCUIT, PBGA93
封裝: 13 X 9 MM, FBGA-93
文件頁(yè)數(shù): 61/128頁(yè)
文件大?。?/td> 918K
代理商: AM70PDL129BDH66IS
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)當(dāng)前第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
59
A D V A N C E I N F O R M A T I O N
DC CHARACTERISTICS
CMOS Compatible
Notes:
1.
Valid CE#f1/CE#f2 conditions (PDL129 only): (CE#f1= V
IL
, CE#f2=
V
IH
) or (CE#f1= V
IH
, CE#f2= V
IL
)
The I
CC
current listed is typically less than 5 mA/MHz, with OE# at
V
IH
.
Maximum I
CC
specifications are tested with V
CC
= V
CCmax
.
2.
3.
4.
I
CC
active while Embedded Erase or Embedded Program is in
progress.
Automatic sleep mode enables the low power mode when
addresses remain stable for t
ACC
+ 150 ns. Typical sleep mode
current is 1
μ
A.
Not 100% tested.
5.
6.
Parameter
Symbol
Parameter Description
Test Conditions
Min
Typ
Max
Unit
I
LI
Input Load Current
V
IN
= V
SS
to V
CC
,
V
CC
= V
CC
max
±
1.0
μA
I
LIT
A9, OE#, RESET# Input Load Current
V
CC
= V
CC max
; V
ID
= 12.5 V
35
μA
I
LR
Reset Leakage Current
V
CC
= V
CC max
; V
ID
= 12.5 V
35
μA
I
LO
Output Leakage Current
V
OUT
= V
SS
to V
CC
, OE# = V
IH
V
CC
= V
CC max
±
1.0
μA
I
CC1
V
CC
Active Read Current (Notes 1, 2, 3)
OE# = V
IH
, V
CC
= V
CC max
(Note 1)
5 MHz
20
30
mA
10 MHz
45
55
I
CC2
V
CC
Active Write Current (Notes 1, 3, 4)
OE# = V
IH
, WE# = V
IL
15
25
mA
I
CC3
V
CC
Standby Current (Note 3)
CE#f1, CE#f2 (PDL129 only),
RESET#, WP/ACC# = V
IO
±
0.3 V
RESET# = V
SS
±
0.3 V, CE# = V
SS
V
IH
= V
IO
±
0.3 V;
V
IL
= V
SS
±
0.3 V, CE# = V
SS
1
5
μA
I
CC4
V
CC
Reset Current (Note 3)
1
5
μA
I
CC5
Automatic Sleep Mode (Notes 3, 5)
1
5
μA
I
CC6
V
Active Read-While-Program Current
(Notes 1, 2, 3)
OE# = V
IH
Word
21
45
mA
I
CC7
V
Active Read-While-Erase Current
(Notes 1, 2, 3)
OE# = V
IH
Word
21
45
mA
I
CC8
V
Active Program-While-Erase-
Suspended Current (Notes 1, 3, 6)
OE# = V
IH
17
25
mA
V
IL
Input Low Voltage
V
IO
= 2.7–3.6 V
–0.5
0.8
V
V
IH
Input High Voltage
V
IO
= 2.7–3.6 V
2.0
V
CC
+0.3
V
V
HH
Voltage for ACC Program Acceleration
V
CC
= 3.0 V ± 10%
8.5
9.5
V
V
ID
Voltage for Autoselect and Temporary
Sector Unprotect
V
CC
= 3.0 V
±
10%
11.5
12.5
V
V
OL
Output Low Voltage
I
OL
= 2.0 mA, V
CC
= V
CC min
0.4
V
V
OH
Output High Voltage
I
OH
= –2.0 mA, V
CC
= V
CC min
2.4
V
V
LKO
Low V
CC
Lock-Out Voltage (Note 6)
2.3
2.5
V
相關(guān)PDF資料
PDF描述
AM70PDL129BDH66IT 2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
AM70PDL129BDH85IS 2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
AM70PDL129BDH85IT 2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
AM70PDL127CDH Stacked Multi-Chip Package (MCP/XIP) Flash Memory, Data storage MirrorBit Flash, and pSRAM (XIP)
AM70PDL127CDH66I Stacked Multi-Chip Package (MCP/XIP) Flash Memory, Data storage MirrorBit Flash, and pSRAM (XIP)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM70PDL129BDH66IT 制造商:SPANSION 制造商全稱:SPANSION 功能描述:2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
AM70PDL129BDH85I 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP/XIP) Flash Memory, Data storage MirrorBit Flash, and pSRAM (XIP)
AM70PDL129BDH85IS 制造商:SPANSION 制造商全稱:SPANSION 功能描述:2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
AM70PDL129BDH85IT 制造商:SPANSION 制造商全稱:SPANSION 功能描述:2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
AM70PDL129CDH 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP/XIP) Flash Memory, Data storage MirrorBit Flash, and pSRAM (XIP)