- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375306 > AM49BDS640AH (Spansion Inc.) Stacked Multichip Package (MCP), Flash Memory and pSRAM CMOS 1.8 Volt-only Simultaneous Read/Write PDF資料下載
參數(shù)資料
| 型號(hào)： | AM49BDS640AH |
| 廠商： | Spansion Inc. |
| 英文描述： | Stacked Multichip Package (MCP), Flash Memory and pSRAM CMOS 1.8 Volt-only Simultaneous Read/Write |
| 中文描述： | 堆疊多芯片封裝（MCP），閃存和1.8伏，只有同時(shí)讀/寫移動(dòng)存儲(chǔ)芯片的CMOS |
| 文件頁數(shù)： | 56/84頁 |
| 文件大?。?/td> | 763K |
| 代理商： | AM49BDS640AH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
54
Am49BDS640AH
December 5, 2003
A D V A N C E I N F O R M A T I O N
AC CHARACTERISTICS
Note:
Figure assumes 6 wait states for initial access and synchronous read. The Set Configuration Register command sequence
has been written with A18=0; device will output RDY with valid data.
1) RDY goes low during the two-cycle latency during a boundary crossing.
2) RDY stays high when a burst sequence crosses no boundaries.
Figure 22.
Standard Handshake Burst Suspend prior to Inital Access
Note:
Figure assumes 6 wait states for initial access and synchronous read. The Set Configuration Register command sequence
has been written with A18=0; device will output RDY with valid data.
1) Burst suspend during the initial synchronous access
2) Burst suspend after one clock cycle following the initial synchronous access
Figure 23.
Standard Handshake Burst Suspend at or after Inital Access
Addresses
A(n)
AVD#
Data(2)
RDY(2)
RDY(1)
t
OES
t
OES
t
CKA
t
RACC
t
RACC
1
2
3
4
5
6
7
x+1
x+2
x+3
x+4
x+5
x+6
x
x+7
x+8
OE#
Data(1)
t
ACC
D(40)
D(3F)
D(n)
D(n+1)
D(n+2)
3F
3F
CLK
D(n)
D(n+1)
D(n+2)
D(n+3)
D(n+4)
D(n+5)
D(n+6)
Suspend
Resume
Addresses
A(n)
AVD#
OE#(1)
Data(1)
Data(2)
OE#(2)
RDY(1)
D(n)
D(n+1)
Suspend
7
Resume
x+1
t
ACC
t
RACC
t
OES
t
CKA
D(n)
t
OES
1
2
3
4
5
6
8
9
x
x+2
x+3
CLK
t
RACC
t
OES
t
RACC
t
CKA
D(n+1)
D(n+2)
D(n)
D(n+1)
t
RACC
t
RACC
t
RACC
t
CKZ
RDY(2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM49BDS640AHD8I | Stacked Multichip Package (MCP), Flash Memory and pSRAM CMOS 1.8 Volt-only Simultaneous Read/Write |
| AM49BDS640AHD9I | Stacked Multichip Package (MCP), Flash Memory and pSRAM CMOS 1.8 Volt-only Simultaneous Read/Write |
| AM49BDS640AHE8I | Stacked Multichip Package (MCP), Flash Memory and pSRAM CMOS 1.8 Volt-only Simultaneous Read/Write |
| AM49BDS640AHE9I | Stacked Multichip Package (MCP), Flash Memory and pSRAM CMOS 1.8 Volt-only Simultaneous Read/Write |
| AM49DL320BGT701 | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM49BDS640AHD8I | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multichip Package (MCP), Flash Memory and pSRAM CMOS 1.8 Volt-only Simultaneous Read/Write |
| AM49BDS640AHD9I | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multichip Package (MCP), Flash Memory and pSRAM CMOS 1.8 Volt-only Simultaneous Read/Write |
| AM49BDS640AHE8I | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multichip Package (MCP), Flash Memory and pSRAM CMOS 1.8 Volt-only Simultaneous Read/Write |
| AM49BDS640AHE9I | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multichip Package (MCP), Flash Memory and pSRAM CMOS 1.8 Volt-only Simultaneous Read/Write |
| AM49DL3208G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Am49DL3208G - Stacked Multi-Chip Package (MCP) Flash Memory and pSRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。