- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375301 > AM29PL320DT90 (Spansion Inc.) High Speed CMOS Logic Quad Two-Input OR Gates 14-CDIP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | AM29PL320DT90 |
| 廠商： | Spansion Inc. |
| 英文描述： | High Speed CMOS Logic Quad Two-Input OR Gates 14-CDIP -55 to 125 |
| 中文描述： | 32兆位（2米× 16位/ 1個(gè)M × 32位）的CMOS 3.0伏，不僅具備高性能頁面模式閃存 |
| 文件頁數(shù)： | 21/50頁 |
| 文件大?。?/td> | 947K |
| 代理商： | AM29PL320DT90 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
October 2, 2003
Am29PL320D
19
Figure 1.
SecSi Sector Protect Verify
Write Protect (WP#)
The Write Protect function provides a hardware
method of protecting certain boot sectors without
using V
ID
.
If the system asserts V
IL
on the WP# input, the device
disables program and erase functions in Sector 0 (for
bottom boot) or Sector 18 (for top boot) independently
of whether those sectors were protected or unpro-
tected using the method described in “Sector Protec-
tion/Unprotection”.
If the system asserts V
IH
on the WP# input, the device
reverts to whether Sector 0 or 18 was last set to be
protected or unprotected. That is, sector protection or
unprotection for that sector depends on whether they
were last protected or unprotected using the method
described in “Sector Protection/Unprotection”.
Note that the WP# input must not be left floating or un-
connected; inconsistent behavior of the device may re-
sult.
Hardware Data Protection
The command sequence requirement of unlock cycles
for programming or erasing provides data protection
against inadvertent writes (refer to Table 13 for com-
mand definitions). In addition, the following hardware
data protection measures prevent accidental erasure
or programming, which might otherwise be caused by
spurious system level signals during V
CC
power-up
and power-down transitions, or from system noise.
Low V
CC
Write Inhibit
When V
CC
is less than V
LKO
, the device does not ac-
cept any write cycles. This protects data during V
CC
power-up and power-down. The command register
and all internal program/erase circuits are disabled,
and the device resets. Subsequent writes are ignored
until V
CC
is greater than V
LKO
. The system must pro-
vide the proper signals to the control inputs to prevent
unintentional writes when V
CC
is greater than V
LKO
.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE#, CE# or
WE# do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# =
V
IL
, CE# = V
IH
or WE# = V
IH
. To initiate a write cycle,
CE# and WE# must be a logical zero while OE# is a
logical one.
Power-Up Write Inhibit
If WE# = CE# = V
IL
and OE# = V
IH
during power up,
the device does not accept commands on the rising
edge of WE#. The internal state machine is automati-
cally reset to reading array data on power-up.
COMMAND DEFINITIONS
Writing specific address and data commands or se-
quences into the command register initiates device
operations. Table 13 defines the valid register com-
mand sequences. Note that writing incorrect address
and data values or writing them in the improper se-
quence may place the device in an unknown state. A
reset command is required to return the device to nor-
mal operation.
All addresses are latched on the falling edge of WE# or
CE#, whichever happens later. All data is latched on
the rising edge of WE# or CE#, whichever happens
first. Refer to the appropriate timing diagrams in the
“AC Characteristics” section.
Reading Array Data
The device is automatically set to reading array data
after device power-up. No commands are required to
retrieve data. The device is also ready to read array
data after completing an Embedded Program or Em-
bedded Erase algorithm.
After the device accepts an Erase Suspend command,
the device enters the Erase Suspend mode. The sys-
tem can read array data using the standard read
timings, except that if it reads at an address within
erase-suspended sectors, the device outputs status
data. After completing a programming operation in the
Write 60h to
any address
Write 40h to SecSi
Sector address
with A6 = 0,
A1 = 1, A0 = 0
START
RESET# =
V
IH
or V
ID
Wait 1
μ
s
Read from SecSi
Sector address
with A6 = 0,
A1 = 1, A0 = 0
If data = 00h,
SecSi Sector is
unprotected.
If data = 01h,
SecSi Sector is
protected.
Remove V
or V
ID
from RESET#
Write reset
command
SecSi Sector
Protect Verify
complete
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29PL320DB60RWPI | 32 Megabit (2 M x 16-Bit/1 M x 32-Bit) CMOS 3.0 Volt-only High Performance Page Mode Flash Memory |
| AM29PL320DB70RWPI | 32 Megabit (2 M x 16-Bit/1 M x 32-Bit) CMOS 3.0 Volt-only High Performance Page Mode Flash Memory |
| AM29PL320DT60RWPI | 32 Megabit (2 M x 16-Bit/1 M x 32-Bit) CMOS 3.0 Volt-only High Performance Page Mode Flash Memory |
| AM29PL320DT70RWPI | 32 Megabit (2 M x 16-Bit/1 M x 32-Bit) CMOS 3.0 Volt-only High Performance Page Mode Flash Memory |
| AM2D-0505DH30-N | 2 watt dc-dc converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29SL160CT-100EIN | 制造商:Advanced Micro Devices 功能描述: |
| AM29SL800DB120WCI | 制造商:Spansion 功能描述:FLASH PARALLEL 1.8V 8MBIT 1MX8/512KX16 120NS 48FBGA - Trays |
| AM29SL800DB90WAD | 制造商:Spansion 功能描述: |
| AM29X305ADC | 制造商:Advanced Micro Devices 功能描述:Microprocessor, 8 Bit, 50 Pin, Ceramic, DIP |
| AM2A016 | 制造商:MAG-LITE 功能描述:Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。