• <wbr id="jdjlw"><menuitem id="jdjlw"></menuitem></wbr>
  • <input id="jdjlw"><strike id="jdjlw"><optgroup id="jdjlw"></optgroup></strike></input>
  • <em id="jdjlw"><label id="jdjlw"><wbr id="jdjlw"></wbr></label></em>
    <em id="jdjlw"><label id="jdjlw"><input id="jdjlw"></input></label></em>
  • <nobr id="jdjlw"><strike id="jdjlw"><tr id="jdjlw"></tr></strike></nobr>
    <tbody id="jdjlw"><label id="jdjlw"></label></tbody>
  • 參數(shù)資料
    型號: AM29LV640ML101RPCI
    廠商: ADVANCED MICRO DEVICES INC
    元件分類: PROM
    英文描述: 64 Megabit (4 M x 16-Bit/8 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control
    中文描述: 4M X 16 FLASH 3V PROM, 100 ns, PBGA64
    封裝: 13 X 11 MM, 1 MM PITCH, BGA-64
    文件頁數(shù): 32/62頁
    文件大?。?/td> 602K
    代理商: AM29LV640ML101RPCI
    30
    Am29LV640MH/L
    December 14, 2005
    D A T A S H E E T
    Figure 6.
    Program Suspend/Program Resume
    Chip Erase Command Sequence
    Chip erase is a six bus cycle operation. The chip erase
    command sequence is initiated by writing two unlock
    cycles, followed by a set-up command. Two additional
    unlock write cycles are then followed by the chip erase
    command, which in turn invokes the Embedded Erase
    algorithm. The device does
    not
    require the system to
    preprogram prior to erase. The Embedded Erase algo-
    rithm automatically preprograms and verifies the entire
    memory for an all zero data pattern prior to electrical
    erase. The system is not required to provide any con-
    trols or timings during these operations. Tables
    10
    and
    11
    show the address and data requirements for the
    chip erase command sequence.
    When the Embedded Erase algorithm is complete, the
    device returns to the read mode and addresses are no
    longer latched. The system can determine the status
    of the erase operation by using DQ7, DQ6, or DQ2.
    Refer to the
    Write Operation Status
    section for infor-
    mation on these status bits.
    Any commands written during the chip erase operation
    are ignored. However, note that a
    hardware reset
    im-
    mediately terminates the erase operation. If that oc-
    curs, the chip erase command sequence should be
    reinitiated once the device has returned to reading
    array data, to ensure data integrity.
    Note that the
    SecSi Sector, autoselect, and CFI functions are un-
    available when an erase operation is in progress.
    Figure 7 illustrates the algorithm for the erase opera-
    tion. Refer to the
    Erase and Program Operations
    ta-
    bles in the AC Characteristics section for parameters,
    and Figure 19 section for timing diagrams.
    Sector Erase Command Sequence
    Sector erase is a six bus cycle operation. The sector
    erase command sequence is initiated by writing two
    unlock cycles, followed by a set-up command. Two ad-
    ditional unlock cycles are written, and are then fol-
    lowed by the address of the sector to be erased, and
    the sector erase command. Tables
    10
    and
    11
    show the
    address and data requirements for the sector erase
    command sequence.
    The device does
    not
    require the system to preprogram
    prior to erase. The Embedded Erase algorithm auto-
    matically programs and verifies the entire memory for
    Program Operation
    or Write-to-Buffer
    Sequence in Progress
    Write Program Suspend
    Command Sequence
    Command is also valid for
    Erase-suspended-program
    operations
    Autoselect and SecSi Sector
    read operations are also allowed
    Data cannot be read from erase- or
    program-suspended sectors
    Write Program Resume
    Command Sequence
    Read data as
    required
    Done
    reading
    No
    Yes
    Write address/data
    XXXh/30h
    Device reverts to
    operation prior to
    Program Suspend
    Write address/data
    XXXh/B0h
    Wait 15
    μ
    s
    相關(guān)PDF資料
    PDF描述
    AM29LV640ML112EI 64 Megabit (4 M x 16-Bit/8 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control
    AM29LV640ML112FI 64 Megabit (4 M x 16-Bit/8 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control
    AM29LV640ML112PCI 64 Megabit (4 M x 16-Bit/8 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control
    AM29LV640ML112REI 64 Megabit (4 M x 16-Bit/8 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control
    AM29LV640ML112RFI 64 Megabit (4 M x 16-Bit/8 M x 8-Bit) MirrorBit⑩ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O⑩ Control
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    AM29LV640MU101RPCI 制造商:Advanced Micro Devices 功能描述:
    AM29LV640MU90NI 制造商:Advanced Micro Devices 功能描述:
    AM29LV640MU90RPC1 制造商:Advanced Micro Devices 功能描述:
    AM29LV640MU90RPCI 制造商:Advanced Micro Devices 功能描述:
    AM29LV641DH120REF 制造商:Spansion 功能描述:Flash Memory IC