- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166216 > AM29LV160DT-70FK (SPANSION LLC) 1M X 16 FLASH 3V PROM, 70 ns, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | AM29LV160DT-70FK |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 1M X 16 FLASH 3V PROM, 70 ns, PDSO48 |
| 封裝： | REVERSE, MO-142DD, TSOP-48 |
| 文件頁數(shù)： | 34/51頁 |
| 文件大小： | 1705K |
| 代理商： | AM29LV160DT-70FK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
3
Am29LV160D
GENERAL DESCRIPTION
The Am29LV160D is a 16 Mbit, 3.0 Volt-only Flash
memory organized as 2,097,152 bytes or 1,048,576
words. The device is offered in 48-ball FBGA, 44-pin
SO, and 48-pin TSOP packages. The word-wide data
(x16) appears on DQ15–DQ0; the byte-wide (x8) data
appears on DQ7–DQ0. This device is designed to be
programmed in-system with the standard system 3.0
volt VCC supply. A 12.0 V VPP or 5.0 VCC are not
required for write or erase operations. The device can
als o
be
program med
in
s t and ard
EPROM programmers.
The device offers access times of 70, 90, and 120 ns,
allowing high speed microprocessors to operate
without wait states. To eliminate bus contention the
device has separate chip enable (CE#), write enable
(WE#) and output enable (OE#) controls.
The device requires only a single 3.0 volt power
supply for both read and write functions. Internally
generated and regulated voltages are provided for the
program and erase operations.
The Am29LV160D is entirely command set compatible
with the JEDEC single-power-supply Flash stan-
dard. Commands are written to the command register
using standard microprocessor write timings. Register
contents serve as input to an internal state-machine
that controls the erase and programming circuitry.
Write cycles also internally latch addresses and data
needed for the programming and erase operations.
Reading data out of the device is similar to reading
from other Flash or EPROM devices.
Device programming occurs by executing the program
command sequence. This initiates the Embedded
Program algorithm—an internal algorithm that auto-
matically times the program pulse widths and verifies
proper cell margin. The Unlock Bypass mode facili-
tates faster programming times by requiring only two
write cycles to program data instead of four.
Device e rasure occurs by executing the erase
command sequence. This initiates the Embedded
Erase algorithm—an internal algorithm that automati-
cally preprograms the array (if it is not already pro-
grammed) before executing the erase operation.
During erase, the device automatically times the erase
pulse widths and verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by observing the RY/BY#
pin, or by reading the DQ7 (Data# Polling) and DQ6
(toggle) status bits. After a program or erase cycle has
been completed, the device is ready to read array data
or accept another command.
The sector erase architecture allows memory sectors
to be erased and reprogrammed without affecting the
data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection measures include a low
VCC detector that automatically inhibits write opera-
tions during power transitions. The hardware sector
protection feature disables both program and erase
operations in any combination of the sectors of
memory. This can be achieved in-system or via pro-
gramming equipment.
The Erase Suspend/Erase Resume feature enables
the user to put erase on hold for any period of time to
read data from, or program data to, any sector that is
not selected for erasure. True background erase can
thus be achieved.
The hardware RESET# pin terminates any operation
in progress and resets the internal state machine to
reading array data. The RESET# pin may be tied to the
system reset circuitry. A system reset would thus also
reset the device, enabling the system microprocessor
to read the boot-up firmware from the Flash memory.
The device offers two power-saving features. When
addresses have been stable for a specified amount of
time, the device enters the automatic sleep mode.
The system can also place the device into the standby
mode. Power consumption is greatly reduced in both
these modes.
AMD’s Flash technology combines years of Flash
memory manufacturing experience to produce the
highest levels of quality, reliability and cost effective-
ness. The device electrically erases all bits within a
sector simultaneously via Fowler-Nordheim tun-
neling. The data is programmed using hot electron
injection.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29LV200BT-55RFC | 128K X 16 FLASH 3V PROM, 55 ns, PDSO48 |
| AM29LV256MH128EI | 16M X 16 FLASH 3V PROM, 120 ns, PDSO56 |
| AM29LV256MH118REI | 16M X 16 FLASH 3V PROM, 110 ns, PDSO56 |
| AM29PDL127H83PCIN | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control |
| AM29PDL127H83VKIN | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29LV160DT90EC | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 16M-Bit 2M x 8/1M x 16 90ns 48-Pin TSOP |
| AM29LV160DT-90EC | 制造商:Advanced Micro Devices 功能描述: 制造商:Advanced Micro Devices 功能描述:NOR Flash, 1M x 16, 48 Pin, Plastic, TSSOP 制造商:Analog Devices 功能描述:NOR Flash, 1M x 16, 48 Pin, Plastic, TSSOP |
| AM29LV160DT90SI | 制造商:AMD 功能描述:* |
| AM29LV160MB-100EI | 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 16M-Bit 2M x 8/1M x 16 100ns 48-Pin TSOP 制造商:Advanced Micro Devices 功能描述:NOR Flash, 1M x 16, 48 Pin, Plastic, TSSOP |
| AM29LV160MB100PCIT | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 16MBIT 2MX8/1MX16 100NS 64BGA - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。