- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366458 > AM29LV017B-120WCE (ADVANCED MICRO DEVICES INC) LM3477 High Efficiency High-Side N-Channel Controller for Switching Regulator; Package: MINI SOIC; No of Pins: 8; Qty per Container: 1000; Container: Reel PDF資料下載
參數(shù)資料
| 型號： | AM29LV017B-120WCE |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | PROM |
| 英文描述： | LM3477 High Efficiency High-Side N-Channel Controller for Switching Regulator; Package: MINI SOIC; No of Pins: 8; Qty per Container: 1000; Container: Reel |
| 中文描述： | 2M X 8 FLASH 3V PROM, 120 ns, PBGA48 |
| 封裝： | 8 X 9 MM, 0.80 MM PITCH, FBGA-48 |
| 文件頁數(shù)： | 16/39頁 |
| 文件大小： | 510K |
| 代理商： | AM29LV017B-120WCE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
Am29LV017B
16
P R E L IM IN A R Y
quence should be reinitiated once the device has reset
to reading array data, to ensure data integrity.
Programming is allowed in any sequence and across
sector boundaries.
A bit cannot be programmed
from a “0” back to a “1”.
Attempting to do so may halt
the operation and set DQ5 to “1,” or cause the Data#
Polling algorithm to indicate the operation was suc-
cessful. However, a succeeding read will show that the
data is still “0”. Only erase operations can convert a “0”
to a “1”.
Unlock Bypass Command Sequence
The unlock bypass feature allows the system to pro-
gram bytes to the device faster than using the standard
program command sequence. The unlock bypass com-
mand sequence is initiated by first writing two unlock
cycles. This is followed by a third write cycle containing
the unlock bypass command, 20h. The device then en-
ters the unlock bypass mode. A two-cycle unlock by-
pass program command sequence is all that is
required to program in this mode. The first cycle in this
sequence contains the unlock bypass program com-
mand, A0h; the second cycle contains the program ad-
dress and data. Additional data is programmed in the
same manner. This mode dispenses with the initial two
unlock cycles required in the standard program com-
mand sequence, resulting in faster total programming
time. Table 8 shows the requirements for the command
sequence.
During the unlock bypass mode, only the Unlock By-
pass Program and Unlock Bypass Reset commands
are valid. To exit the unlock bypass mode, the system
must issue the two-cycle unlock bypass reset com-
mand sequence. The first cycle must contain the data
90h; the second cycle the data 00h. Addresses are
don’t cares for both cycles. The device then returns to
reading array data.
Figure 3 illustrates the algorithm for the program oper-
ation. See the Erase/Program Operations table in “AC
Characteristics” for parameters, and to Figure 15 for
timing diagrams
Note:
See Table 8 for program command sequence.
Figure 3.
Program Operation
Chip Erase Command Sequence
Chip erase is a six bus cycle operation. The chip erase
command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional
unlock write cycles are then followed by the chip erase
command, which in turn invokes the Embedded Erase
algorithm. The device does
not
require the system to
preprogram prior to erase. The Embedded Erase algo-
rithm automatically preprograms and verifies the entire
memory for an all zero data pattern prior to electrical
erase. The system is not required to provide any con-
trols or timings during these operations. Table 8 shows
the address and data requirements for the chip erase
command sequence.
Any commands written to the chip during the Embed-
ded Erase algorithm are ignored. Note that a
hardware
reset
during the chip erase operation immediately ter-
minates the operation. The Chip Erase command se-
quence should be reinitiated once the device has
returned to reading array data, to ensure data integrity.
START
Write Program
Command Sequence
Data Poll
from System
Verify Data
No
Yes
Last Address
No
Yes
Programming
Completed
Increment Address
Embedded
Program
algorithm
in progress
21415C-6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29LV017B-120WCI | LM3477 High Efficiency High-Side N-Channel Controller for Switching Regulator; Package: MINI SOIC; No of Pins: 8; Qty per Container: 3500; Container: Reel |
| Am29LV017B-80REE | 16 Megabit (2 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory |
| Am29LV017B-80REI | 16 Megabit (2 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory |
| AM29LV017B-80RFC | LM3478/LM3478Q High Efficiency Low-Side N-Channel Controller for Switching Regulator; Package: MINI SOIC; No of Pins: 8; Qty per Container: 1000; Container: Reel |
| Am29LV017B-80RFCB | LM3478/LM3478Q High Efficiency Low-Side N-Channel Controller for Switching Regulator; Package: MINI SOIC; No of Pins: 8; Qty per Container: 3500; Container: Reel |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29LV017D120EC | 制造商:Advanced Micro Devices 功能描述: |
| AM29LV017D-120EC | 制造商:SCRAFT 功能描述: 制造商:SPANSION, INC. 功能描述: |
| AM29LV017D-120EI | 制造商:Advanced Micro Devices 功能描述: |
| AM29LV017D-70EC | 制造商:Advanced Micro Devices 功能描述: |
| am29lv017d-70wcc | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。