- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166212 > AM29F032B-75FC (SPANSION LLC) 4M X 8 FLASH 5V PROM, 70 ns, PDSO40 PDF資料下載
參數(shù)資料
| 型號： | AM29F032B-75FC |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 4M X 8 FLASH 5V PROM, 70 ns, PDSO40 |
| 封裝： | REVERSE, MO-142CD, TSOP-40 |
| 文件頁數(shù)： | 2/41頁 |
| 文件大?。?/td> | 1511K |
| 代理商： | AM29F032B-75FC |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
10
Am29F032B
DEVICE BUS OPERATIONS
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The command register itself
does not occupy any addressable memory location.
The register is composed of latches that store the com-
mands, along with the address and data information
needed to execute the command. The contents of the
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device. The appropriate device bus operations table
lists the inputs and control levels required, and the re-
sulting output. The following subsections describe
each of these operations in further detail.
Table 1. Am29F032B Device Bus Operations
Legend:
L = Logic Low = VIL, H = Logic High = VIH, VID = 12.0 ± 0.5 V, X = Don’t Care, DIN = Data In, DOUT = Data Out, AIN = Address In
Note: See the sections Sector Group Protection and Temporary Sector Unprotect for more information.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to VIL. CE# is the power
control and selects the device. OE# is the output con-
trol and gates array data to the output pins. WE#
should remain at VIH.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No com-
mand is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid
data on the device data outputs. The device remains
enabled for read access until the command register
contents are altered.
See “Reading Array Data” on page 13 for more infor-
mation. Refer to the AC Read Operations table for tim-
ing specifications and to Figure 9, on page 25 for the
timing waveforms. ICC1 in the DC Characteristics table
represents the active current specification for reading
array data.
Writing Commands/Command Sequences
To write a command or command sequence (which in-
cludes programming data to the device and erasing
sectors of memory), the system must drive WE# and
CE# to VIL, and OE# to VIH.
An erase operation can erase one sector, multiple sec-
tors, or the entire device. The Sector Address Tables
indicate the address space that each sector occupies.
A “sector address” consists of the address bits re-
quired to uniquely select a sector. See the “Writing
specific address and data commands or sequences
into the command register initiates device operations.
The Command Definitions table defines the valid reg-
ister command sequences. Writing incorrect address
and data values or writing them in the improper se-
quence resets the device to reading array data.” sec-
tion for details on erasing a sector or the entire chip, or
suspending/resuming the erase operation.
After the system writes the autoselect command se-
quence, the device enters the autoselect mode. The
system can then read autoselect codes from the inter-
nal register (which is separate from the memory array)
on DQ7–DQ0. Standard read cycle timings apply in
this mode. Refer to the “Autoselect Mode” on page 11
and “Autoselect Command Sequence” on page 14
sections for more information.
ICC2 in the “DC Characteristics” on page 23 table rep-
resents the active current specification for the write
mode. The ““AC Characteristics” on page 25 section
Operation
CE#
OE#
WE#
RESET#
A0–A21
DQ0–DQ7
Read
L
H
AIN
DOUT
Write
L
H
L
H
AIN
DIN
CMOS Standby
VCC ± 0.5 V
X
VCC ± 0.5 V
X
High-Z
TTL Standby
H
X
H
X
High-Z
Output Disable
L
H
X
High-Z
Hardware Reset
X
L
X
High-Z
Temporary Sector Unprotect
(See Note)
X
VID
AIN
DIN
相關PDF資料 |
PDF描述 |
|---|---|
| AM29F080-120SEB | 1M X 8 FLASH 5V PROM, 120 ns, PDSO44 |
| AM29F080-150EEB | 1M X 8 FLASH 5V PROM, 150 ns, PDSO40 |
| Am29F100B-120DGI | Hex Inverters 14-TSSOP -40 to 85 |
| Am29F100B-120DPC | Hex Inverters 14-TSSOP -40 to 85 |
| Am29F100B-120DPE | 1 Megabit (128 K x 8-Bit/64 K x 16-Bit) CMOS 5.0 Volt-only, Boot Sector Flash Memory-Die Revision 1 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM29F032B-75SF | 功能描述:閃存 32M (4MX8) 75ns 5v Parallel NOR 閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| AM29F032B-90ED | 制造商:Spansion 功能描述:IC FLASH 32MB SMD 29F032 TSOP40 |
| AM29F032B-90EF | 功能描述:閃存 32M (4MX8) 90ns 5v Parallel NOR 閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| AM29F032B90EK | 制造商:Spansion 功能描述:NOR Flash Parallel 5V 32Mbit 4M x 8bit 90ns 40-Pin TSOP |
| AM29F032B-90SD | 制造商:Spansion 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。