參數(shù)資料
型號： AM29BDS640GBD8WSI
廠商： SPANSION LLC
元件分類： PROM
英文描述： 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
中文描述： 4M X 16 FLASH 1.8V PROM, 14 ns, PBGA80
封裝： 11 X 12 MM, 0.80 MM PITCH, FBGA-80
文件頁數(shù)： 6/77頁
文件大?。?/td> 1581K
代理商： AM29BDS640GBD8WSI
12
Am29BDS640G
25903C2 May 9, 2006
Data
Sheet
Device Bus Operations
This section describes the requirements and use of the device bus operations,
which are initiated through the internal command register. The command register
itself does not occupy any addressable memory location. The register is com-
posed of latches that store the commands, along with the address and data
information needed to execute the command. The contents of the register serve
as inputs to the internal state machine. The state machine outputs dictate the
function of the device. Table 1 lists the device bus operations, the inputs and con-
trol levels they require, and the resulting output. The following subsections
describe each of these operations in further detail.
Table 1. Device Bus Operations
Legend: L = Logic 0, H = Logic 1, X = Don’t Care, S = Stable Logic 0 or 1 but no transitions.
Note: Default active edge of CLK is the rising edge.
Enhanced VersatileIO (VIO) Control
The Enhanced VersatileIO (VIO) control allows the host system to set the voltage
levels that the device generates at its data outputs and the voltages tolerated at
its data and address inputs to the same voltage level that is asserted on the VIO
pin. The device is available with either 1.65–1.95 or 2.7–3.15 VIO. This allows the
device to operate in 1.8 V or 3 V system environments as required.
For example, a VIO of 2.7 – 3.15 volts allows for I/O at the 3 volt level, driving
and receiving signals to and from other 3 V devices on the same bus.
Requirements for Asynchronous Read
Operation (Non-Burst)
To read data from the memory array, the system must first assert a valid address
on A21–A0, while driving AVD# and CE# to VIL. WE# should remain at VIH. The
rising edge of AVD# latches the address. The data will appear on DQ15–DQ0.
Operation
CE#
OE#
WE#
A21–0
DQ15–0
RESET#
CLK
Note) AVD#
Asynchronous Read - Addresses Latched
L
H
Addr In
I/O
H
X
Asynchronous Read - Addresses Steady State
L
H
Addr In
I/O
H
X
L
Asynchronous Write
L
H
L
Addr In
I/O
H
L
Synchronous Write
L
H
L
Addr In
I/O
H
Standby (CE#)
H
X
HIGH Z
H
X
Hardware Reset
X
HIGH Z
L
X
Burst Read Operations
Load Starting Burst Address
L
X
H
Addr In
X
H
Advance Burst to next address with
appropriate Data presented on the Data Bus
LL
H
HIGH Z
Burst
Data Out
HH
Terminate current Burst read cycle
H
X
H
HIGH Z
H
X
Terminate current Burst read cycle via RESET#
X
H
HIGH Z
L
X
Terminate current Burst read cycle and start
new Burst read cycle
LXH
HIGH Z
I/O
H
相關(guān)PDF資料
PDF描述
AM29BDS640GBD9WSI 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
AM29BDS640GTC3WSI 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
AM29BDS640GTC4WSI 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
AM29BDS640GTC8WSI 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
AM29BDS640G 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM29BDS643GT5KVAI 制造商:Spansion 功能描述:FLASH PARALLEL 1.8V 64MBIT 4MX16 55NS 44FBGA - Trays
AM29BL802CB-65RZET 制造商:Spansion 功能描述:
AM29C01WW WAF 制造商:Advanced Micro Devices 功能描述:
AM29C10API 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM29C10AWW DIE 制造商:Advanced Micro Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*