<li id="k7kag"><legend id="k7kag"></legend></li>

  • 收藏本站
    • 您好,
      買賣IC網(wǎng)歡迎您。
    • 請登錄
    • 免費注冊
    • 我的買賣
    • 新采購0
    • VIP會員服務
    • [北京]010-87982920
    • [深圳]0755-82701186
    • 網(wǎng)站導航
    發(fā)布緊急采購
    • IC現(xiàn)貨
    • IC急購
    • 電子元器件
    VIP會員服務
    • 您現(xiàn)在的位置:買賣IC網(wǎng) > PDF目錄366389 > AM28F256-90PE (ADVANCED MICRO DEVICES INC) 256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory PDF資料下載
    參數(shù)資料
    型號: AM28F256-90PE
    廠商: ADVANCED MICRO DEVICES INC
    元件分類: PROM
    英文描述: 256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory
    中文描述: 32K X 8 FLASH 12V PROM, 90 ns, PDIP32
    封裝: PLASTIC, DIP-32
    文件頁數(shù): 7/35頁
    文件大?。?/td> 493K
    代理商: AM28F256-90PE
    第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
    Am28F256
    7
    BASIC PRINCIPLES
    The device uses 100% TTL-level control inputs to
    manage the command register. Erase and repro-
    gramming operations use a fixed 12.0 V
    ±
    5% high
    voltage input.
    Read Only Memory
    Without high V
    PP
    voltage, the device functions as a
    read only memory and operates like a standard
    EPROM. The control inputs still manage traditional
    read, standby, output disable, and Auto select modes.
    Command Register
    The command register is enabled only when high volt-
    age is applied to the V
    PP
    pin. The erase and repro-
    gramming operations are only accessed via the
    register. In addition, two-cycle commands are required
    for erase and reprogramming operations. The tradi-
    tional read, standby, output disable, and Auto select
    modes are available via the register.
    The device’s command register is written using stan-
    dard microprocessor write timings. The register con-
    trols an internal state machine that manages all device
    operations. For system design simplification, the de-
    vice is designed to support either WE# or CE# con-
    trolled writes. During a system write cycle, addresses
    are latched on the falling edge of WE# or CE# which-
    ever occurs last. Data is latched on the rising edge of
    WE# or CE# whichever occur first. To simplify the fol-
    lowing discussion, the WE# pin is used as the write
    cycle control pin throughout the rest of this text. All
    setup and hold times are with respect to the WE# sig-
    nal.
    Overview of Erase/Program Operations
    Flasherase Sequence
    A multiple step command sequence is required to
    erase the Flash device (a two-cycle Erase command
    and repeated one cycle verify commands).
    Note:
    The Flash memory array must be completely
    programmed to 0’s prior to erasure. Refer to the
    Flashrite Programming Algorithm.
    1.
    Erase Setup:
    Write the Setup Erase command to
    the command register.
    2.
    Erase:
    Write the Erase command (same as Setup
    Erase command) to the command register again.
    The second command initiates the erase operation.
    The system software routines must now time-out
    the erase pulse width (10 ms) prior to issuing the
    Erase-verify command. An integrated stop timer
    prevents any possibility of overerasure.
    3.
    Erase-Verify:
    Write the Erase-verify command to
    the command register. This command terminates
    the erase operation. After the erase operation,
    each byte of the array must be verified. Address in-
    formation must be supplied with the Erase-verify
    command. This command verifies the margin and
    outputs the addressed byte in order to compare the
    array data with FFh data (Byte erased).
    After successful data verification the Erase-verify
    command is written again with new address infor-
    mation. Each byte of the array is sequentially veri-
    fied in this manner.
    If data of the addressed location is not verified, the
    Erase sequence is repeated until the entire array is
    successfully verified or the sequence is repeated
    1000 times.
    Flashrite
    Programming Sequence
    A three step command sequence (a two-cycle Program
    command and one cycle Verify command) is required
    to program a byte of the Flash array. Refer to the Flash-
    rite
    Algorithm.
    1.
    Program Setup:
    Write the Setup Program com-
    mand to the command register.
    2.
    Program:
    Write the Program command to the com-
    mand register with the appropriate Address and
    Data. The system software routines must now time-
    out the program pulse width (10 μs) prior to issuing
    the Program-verify command. An integrated stop
    timer prevents any possibility of overprogramming.
    3.
    Program-Verify:
    Write the Program-verify com-
    mand to the command register. This command ter-
    minates the programming operation. In addition,
    this command verifies the margin and outputs the
    byte just programmed in order to compare the array
    data with the original data programmed. After suc-
    cessful data verification, the programming se-
    quence is initiated again for the next byte address to
    be programmed.
    If data is not verified successfully, the Program se-
    quence is repeated until a successful comparison is
    verified or the sequence is repeated 25 times.
    Data Protection
    The device is designed to offer protection against acci-
    dental erasure or programming caused by spurious
    system level signals that may exist during power transi-
    tions. The device powers up in its read only state. Also,
    with its control register architecture, alteration of the
    memory contents only occurs after successful comple-
    tion of specific command sequences.
    The device also incorporates several features to pre-
    vent inadvertent write cycles resulting fromV
    CC
    power-
    up and power-down transitions or system noise.
    Low V
    CC
    Write Inhibit
    To avoid initiation of a write cycle during V
    CC
    power-up
    and power-down, the device locks out write cycles for
    相關PDF資料
    PDF描述
    AM28F256-90PEB 256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory
    AM28F256-90PI 256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory
    AM28F256-90PIB 256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory
    AM28F256-120EC 256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory
    AM28F256-120EEB 256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory
    相關代理商/技術參數(shù)
    參數(shù)描述
    AM28F256-90PEB 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory
    AM28F256-90PI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory
    AM28F256-90PIB 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory
    AM28F256-95C3JC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM
    AM28F256-95C3PC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM
    發(fā)布緊急采購,3分鐘左右您將得到回復。

    采購需求

    (若只采購一條型號,填寫一行即可)

    發(fā)布成功!您可以繼續(xù)發(fā)布采購。也可以進入我的后臺,查看報價

    發(fā)布成功!您可以繼續(xù)發(fā)布采購。也可以進入我的后臺,查看報價

    *型號 *數(shù)量 廠商 批號 封裝
    添加更多采購

    我的聯(lián)系方式

    *
    *
    *
    • VIP會員服務 |
    • 廣告服務 |
    • 付款方式 |
    • 聯(lián)系我們 |
    • 招聘銷售 |
    • 免責條款 |
    • 網(wǎng)站地圖

    感谢您访问我们的网站,您可能还对以下资源感兴趣:

    三级特黄60分钟在线观看,美女在线永久免费网站,边吃奶边摸下很爽视频,娇妻在厨房被朋友玩得呻吟`
    <pre id="mvaw2"></pre>

    <label id="mvaw2"><xmp id="mvaw2">