- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378310 > AM26LS32 (Motorola, Inc.) QUAD EIA-422/3 LINE RECEIVER WITH THREE.STATE OUTPUTS PDF資料下載
參數(shù)資料
| 型號： | AM26LS32 |
| 廠商： | Motorola, Inc. |
| 英文描述： | QUAD EIA-422/3 LINE RECEIVER WITH THREE.STATE OUTPUTS |
| 中文描述： | 四環(huán)境影響評估，3分之422線路接收器輸出與THREE.STATE |
| 文件頁數(shù)： | 1/4頁 |
| 文件大?。?/td> | 81K |
| 代理商： | AM26LS32 |
SEMICONDUCTOR
TECHNICAL DATA
QUAD EIA–422/3 LINE
RECEIVER WITH
THREE–STATE OUTPUTS
ORDERING INFORMATION
PIN CONNECTIONS
Order this document by AM26LS32/D
PC SUFFIX
PLASTIC PACKAGE
CASE 648
D SUFFIX
PLASTIC PACKAGE
CASE 751B
(SO–16)
Device
Operating
Temperature Range
Package
AM26LS32PC
MC26LS32D*
TA = 0 to 70
°
C
Plastic DIP
SO–16
9
–
+
–
8
7
6
5
4
3
2
1
10
11
12
13
14
+
–
+
–
Inputs A
+
VCC
16
3–State
Control
GND
Output B
3–State
Control
Output D
15
Inputs C
Inputs B
Inputs D
Outputs A
Output C
1
MOTOROLA ANALOG IC DEVICE DATA
Motorola
′
s Quad EIA–422/3 Receiver features four independent receiver
chains which comply with EIA Standards for the Electrical Characteristics of
Balanced/Unbalanced Voltage Digital Interface Circuits. Receiver outputs
are 74LS compatible, three–state structures which are forced to a high
impedance state when Pin 4 is a Logic “0” and Pin 12 is a Logic “1.” A PNP
device buffers each output control pin to assure minimum loading for either
Logic “1” or Logic “0” inputs. In addition, each receiver chain has internal
hysteresis circuitry to improve noise margin and discourage output instability
for slowly changing input waveforms. A summary of AM26LS32 features
include:
Four Independent Receiver Chains
Three–State Outputs
High Impedance Output Control Inputs
(PIA Compatible)
Internal Hysteresis – 30 mV (Typical) @ Zero Volts Common Mode
Fast Propagation Times – 25 ns (Typical)
TTL Compatible
Single 5.0 V Supply Voltage
Fail–Safe Input–Output Relationship. Output Always High When Inputs
Are Open, Terminated or Shorted
6.0 k Minimum Input Impedance
* Note that the surface mount MC26LS32D device uses the same die as in the plastic DIP
*
AM26LS32DC device, but with an MC prefix to prevent confusion with the package suffix.
Representative Block Diagram
Hysteresis
Amplifier
Amplifier
Three–State
Control
Inputs
Output
Differential
Inputs
Input
Network
Level
Translator
Level
Translator
Motorola, Inc. 1995
相關PDF資料 |
PDF描述 |
|---|---|
| AM3341 | 64 x 4 BITS FIRST-IN FIRST-OUT MEMORIES |
| AM2841 | 64 x 4 BITS FIRST-IN FIRST-OUT MEMORIES |
| AM2841A | 64 x 4 BITS FIRST-IN FIRST-OUT MEMORIES |
| AM2841ADC | 64 x 4 BITS FIRST-IN FIRST-OUT MEMORIES |
| AM2841APC | 64 x 4 BITS FIRST-IN FIRST-OUT MEMORIES |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM26LS32/B2A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Line Receiver |
| AM26LS32/B2C | 制造商: 功能描述: 制造商:undefined 功能描述: |
| AM26LS32/BEA | 制造商:Advanced Micro Devices 功能描述: 制造商:Advanced Micro Devices 功能描述:Line Receiver, Quad, Differential, 16 Pin, Ceramic, DIP |
| AM26LS32/BFA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Line Receiver |
| AM26LS32A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE DIFFERENTIAL LINE RECEIVERS |
發(fā)布緊急采購，3分鐘左右您將得到回復。