- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382833 > AL1201 (Electronic Theatre Controls, Inc.) stereo DAC PDF資料下載
參數(shù)資料
| 型號： | AL1201 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | stereo DAC |
| 中文描述： | 立體聲DAC |
| 文件頁數(shù)： | 5/9頁 |
| 文件大小： | 134K |
| 代理商： | AL1201 |
Alesis Semiconductor
12555 J efferson Blvd., Suite 285
Los Angeles, CA 90066
Fax (310) 306-1551
- 5 -
DS1201-0702
Phone (310) 301-0780
www.alesis-semi.com
System Description
Serial Interface and Timing
The AL1201 receives its 2’s complement
serial data in a standard MSB-first format.
Two bit-rates are allowed for. The 32
bits/ frame (FORMAT low) is suitable for use
in systems where a 256Fs master clock is
present. The 24 bits/ frame (FORMAT high)
is convenient when interfacing with systems
where a 384Fs clock is present.
The input sample period is defined between
rising edges of wordclock (WDCLK) input.
Nominally, this is a 50% duty-cycle clock at
frequency Fs, but it can be a pulse with
Ts/ 256 < pulse-width < Ts (255/ 256);
Ts=1/ Fs. Left channel data is presented to
the AL1201 with rising edge of WDCLK, and
right channel data is presented Ts/ 2
seconds later (when WDCLK falls if 50%
duty cycle).
The serial bits are clocked into the AL1201
input registers on the falling edge of an
internally generated bit clock (rising edge
aligned with rising edge of WDCLK) that
runs at 64Fs when FORMAT is low (32
bits/ frame), or 48Fs when FORMAT is high
(24 bits/ frame). The input data should be
valid +/ -100ns from the falling edge of this
internally generated clock. See timing
diagram next page.
Input Logic Levels
The AL1201 can properly receive input
logical ‘1’ voltages of .55VD. This means the
AL1201 can interface directly with logic
signals supplied from 3.3V systems. No
special interface circuitry is required.
Internal Phase-Locked Loop (PLL)
The AL1201 contains an internal PLL that
locks to the rising edge of WDCLK and
produces all necessary high frequency
clocks and timing signals to operate the
device. This high quality PLL will reject any
high-frequency jitter on the incoming
wordclock (jitter rejection corner approx.
4kHz).
The PLL allows a simplified user interface
and eliminates the need of running high
frequency clocks on PCB traces to the part.
This reduces unwanted RF noise and
coupling problems that can occur when
these clocks are required as input pins for a
device.
相關PDF資料 |
PDF描述 |
|---|---|
| AL128 | Circular Connector; No. of Contacts:55; Series:MS27497; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Socket; Circular Shell Style:Wall Mount Receptacle RoHS Compliant: No |
| AL1402 | Circular Connector; No. of Contacts:100; Series:MS27497; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle RoHS Compliant: No |
| AL251 | Video Scan Doubler |
| AL3201 | Circular Connector; No. of Contacts:19; Series:D38999; Body Material:Metal; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:15-19 |
| AL440B | Circular Connector; No. of Contacts:128; Series:MS27497; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:24; Circular Contact Gender:Socket; Circular Shell Style:Wall Mount Receptacle RoHS Compliant: No |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AL1208H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AL1208H AL1208H 10Bit 20MSPS ADC|Data Sheet |
| AL1209H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AL1209H 8Bit 200KSPS ADC|Data Sheet |
| AL1210AR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sample/Track-and-Hold Amplifier |
| AL1210-DIE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sample/Track-and-Hold Amplifier |
| AL1210ES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sample/Track-and-Hold Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復。