- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385098 > AKD5383 (Asahi Kasei Microsystems Co.,Ltd) EVALUATION BOARD REV.B FOR AK5383VF PDF資料下載
參數(shù)資料
| 型號： | AKD5383 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | EVALUATION BOARD REV.B FOR AK5383VF |
| 中文描述： | 評價委員會REV.B的AK5383VF |
| 文件頁數(shù)： | 4/22頁 |
| 文件大?。?/td> | 409K |
| 代理商： | AKD5383 |
ASAHI KASEI
[AKD5383 Rev.B]
<KM060101>
’00/05
- 4 -
1-2DIT (Optical Link)
PORT1 is used. DIT generates audio Bi-phase signal from received data and which is output through optical
connector(TOTX174). It is possible to connect AKM's D/A converter evaluation boards on the digital-amplifier
which equips DIR input. There are two kinds of jumper setting depend on the SMODE1 and SMODE2 pin. The
interface signals are output from PORT2.(See the (4)). In case of using external clock through a BNC connector,
select EXT on JP11(MCLK) and short JP12(XTE).
[Slave mode] (Default)
[Master mode]
Figure 3. Jumper Set up (DIT)
1-3 All interface signals(MCLK, BICK and LRCK) are fed from external circuit. [Slave mode]
Under the following set-up, MCLK, LRCK and SCLK signals needed for the A/D to operate could be
fed through PORT2.
Figure 4. Jumper Set up (EXT)
1-4 Feed all interface signals to the external circuit through PORT2.
Please set up as same as 1-2. All interfacing signal which drive AK5383 are output through PORT2.
However, the FSYNC signal is input when the position of the SDATA is needed to be controlled.
[Master, Slave mode]
* Setting for double speed sampling(fs=96kHz)
For the double speed sampling, DFS="L", MCLK=128fs, BICK=64fs(max) are required.
So, when BICK and LRCK are created from 74HC4040 on the board, the crystal oscillator should be changed to
24.576MHz and set JP14(MCLK2) to 128fs side(see the schematics).
2. BIT CLK(BCF) set up
[JP8] Either 64fs or 128fs for the BCF can be selected. Figure shows 128fs example.
When DFS="H", set JP8 to 64 side.
128:
128fs is fed to AK5383 as BICK.
64:
64fs is fed to AK5383 as BICK.
JP9
JP7
BC
JP11
MCLK
EXT
XTL
JP12
XTE
LR
JP8
64
128
BCF
JP9
JP7
BC
JP11
MCLK
EXT
XTL
JP12
XTE
LR
JP9
JP7
BC
JP11
MCLK
EXT
XTL
JP12
XTE
LR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AKD5384 | 107 DB 24 BIT 96KHZ 4 CHANNEL ADC |
| AK5384 | 107 DB 24 BIT 96KHZ 4 CHANNEL ADC |
| AK5384VF | 107 DB 24 BIT 96KHZ 4 CHANNEL ADC |
| AKD5392 | EVALUATION BOARD REV.B FOR AK5392 |
| AKD5393(AKD5393) | Evaluation board Rev.A for AK5393 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AKD5383VF | 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board Rev.B for AK5383VF |
| AKD5384 | 制造商:AKM 制造商全稱:AKM 功能描述:107 DB 24 BIT 96KHZ 4 CHANNEL ADC |
| AKD5384_05 | 制造商:AKM 制造商全稱:AKM 功能描述:24bit 96kHz 4ch A/D converter |
| AKD5385A | 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board Rev.A for AK5385A |
| AKD5385B | 制造商:AKM 制造商全稱:AKM 功能描述:AK5385B Evaluation Board Rev.0 |
發(fā)布緊急采購，3分鐘左右您將得到回復。