參數(shù)資料
型號(hào): AKD5356
廠商: Asahi Kasei Microsystems Co.,Ltd
英文描述: LOW POWER 20BIT ADC WITH MIC AMP & PGA
中文描述: 低功耗20位ADC,具有麥克風(fēng)放大器
文件頁(yè)數(shù): 15/22頁(yè)
文件大?。?/td> 156K
代理商: AKD5356
ASAHI KASEI
[AK5356]
MS0171-E-00
2002/08
- 15 -
n
System Reset
The AK5356 is placed in the power-down mode by bringing PDN pin “L”. The control registers are also reset at the same
time. This reset should always be done after power-up. An analog initialization cycle starts after exiting the power-down
mode. The output data SDTO becomes available after 4128 cycles of LRCK clocks. During initialization, the ADC digital
data outputs of both channels are forced to a 2’s complement “0”. The ADC outputs settle to the data corresponding to the
input signal at the end of initialization (Settling time equals the group delay time approximately.).
As a normal initialization cycle may not be executed, nothing writes at address 01H during
initialization cycle after exiting power-down by PDN pin.
Power Supply
The clocks may be stopped.
4128/fs
PDN pin
ADC Internal
State
Control register
External clocks
AIN
SDTO
PD
PDN pin may be “L” at power-up.
INIT-1
GD
Normal
GD
GD (1)
“0”data
(3) “0”data
(2)
PM
(1)
Idle Noise
Normal
INIT-2
Normal
Inhibit
Normal
(4)
4128/fs
INIT-1
Write to register
(5)
Figure 10. Power-Up / Power-Down Timing Example
PD:
PM:
INIT-1:
INIT-2:
Inhibit:
Power-down state. ADC is output “0”.
Power-down state by Power Management bit. ADC is output “0”.
Initialization cycle of ADC
Initializing all control registers.
Inhibits writing to all control registers.
Note: See “Register Definitions” about the condition of each register.
(1). Digital output corresponding to the analog input is delayed by the Group Delay amount (GD). Output signal
gradually comes to settle to input signal during a group delay.
(2). If the analog signal does not be input, digital outputs have the offset to op-amp of input and some offset error of
a internal.
(3). ADC output data is “0” at power-down.
(4). When the external clocks (MCLK, BCLK and LRCK) are stopped, the AK5356 should be placed in the
power-down state.
(5). When external clocks are not supplied, inhibits writing to all control registes.
相關(guān)PDF資料
PDF描述
AK5356 LOW POWER 20BIT ADC WITH MIC AMP & PGA
AK5356VN Circular Connector; No. of Contacts:42; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-42 RoHS Compliant: No
AKD5383 EVALUATION BOARD REV.B FOR AK5383VF
AKD5384 107 DB 24 BIT 96KHZ 4 CHANNEL ADC
AK5384 107 DB 24 BIT 96KHZ 4 CHANNEL ADC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AKD5357 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:24 BIT 96 KHZ ADC
AKD5357-B 制造商:AKM 制造商全稱(chēng):AKM 功能描述:digital audio 24bit 96kHz A/D converter
AKD5358 制造商:AKM 制造商全稱(chēng):AKM 功能描述:AK5358 Evaluation Board Rev.0
AKD5358A 制造商:AKM 制造商全稱(chēng):AKM 功能描述:96kHz 24-Bit ツヒ ADC
AKD5358A-B 制造商:AKM 制造商全稱(chēng):AKM 功能描述:digital audio 24bit 96kHz A/D converter