- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385098 > AKD4551 (Asahi Kasei Microsystems Co.,Ltd) EVALUATION BOARD REV.C FOR AK4551 PDF資料下載
參數(shù)資料
| 型號： | AKD4551 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | EVALUATION BOARD REV.C FOR AK4551 |
| 中文描述： | 評價委員會REV.C的AK4551 |
| 文件頁數(shù)： | 4/17頁 |
| 文件大?。?/td> | 110K |
| 代理商： | AKD4551 |
ASAHI KASEI
[AKD4551]
<KM062000>
’00/3
- 4 -
2) Evaluation of D/A using A/D converted data from ideal sine wave generated by ROM data.
Digital signals generated by AKD43XX are used. PORT1 is used for the interface with AKD43XX. Master
clock is sent from AKD4551 to AKD43XX and SCLK, LRCK, SDTI are sent from AKD43XX to
AKD4551. Nothing should be connected to PORT3. In case of using external clock through a BNC
connector (J5), select EXT on JP12 (XTI) and short JP10 (XTE).
JP12
XTI
JP14
DIR
JP6
SCLK
DIR
ADC
JP8
LRCK
JP10
XTE
JP13
X_SCLK
DIR
ADC
D
X
E
OFF
ON
JP9
SDTI
DIR
ADC
64fs
32fs
3) Evaluation of D/A using A/D converted data.
It is possible to make evaluation in the form of analog inputs and analog outputs by interfacing with various
AKM’s A/D evaluation boards with PORT1. Nothing should be connected to PORT3. In case of using
external clock through a BNC connector (J5), select EXT on JP12 (XTI) and short JP10 (XTE).
JP12
XTI
JP14
DIR
JP6
SCLK
DIR
ADC
JP8
LRCK
JP10
XTE
JP13
X_SCLK
DIR
ADC
D
X
E
OFF
ON
JP9
SDTI
DIR
ADC
64fs
32fs
4) Evaluation of D/A using DIR. (Optical link)
PORT3 (TORX176) is used. DIR generates MCLK, SCLK, LRCK and SDATA from the received data
through optical connector (TORX176). Used for the evaluation using CD test disk. Nothing should be
connected to PORT1/PORT2.
JP12
XTI
JP14
DIR
JP6
SCLK
DIR
ADC
JP8
LRCK
JP10
XTE
JP13
X_SCLK
DIR
ADC
D
X
E
OFF
ON
JP9
SDTI
DIR
ADC
64fs
32fs
5) Evaluation of A/D using D/A converted data.
It is possible to make evaluation in the form of analog inputs and analog outputs by interfacing with various
AKM’s D/A evaluation boards with PORT1. Nothing should be connected to PORT3.
JP12
XTI
JP14
DIR
JP6
SCLK
DIR
ADC
JP8
LRCK
JP10
XTE
JP13
X_SCLK
DIR
ADC
D
X
E
OFF
ON
JP9
SDTI
DIR
ADC
64fs
32fs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AKD4551(AKD4551) | Evaluation board Rev.C for AKD4551 |
| AKD4551.(AKD4551) | Evaluation board Rev.C for AKD4551 |
| AKD4562 | EVALUATION BOARD REV.A FOR AK4562 |
| AKD4562(AKD4562) | Evaluation board Rev.A for AK4562 |
| AKD4562.(AKD4562) | Evaluation board Rev.A for AK4562 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AKD4551(AKD4551) | 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board Rev.C for AKD4551 |
| AKD4551.(AKD4551) | 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board Rev.C for AKD4551 |
| AKD4552 | 制造商:AKM 制造商全稱:AKM 功能描述:3V 96KHZ 24BIT CODEC |
| AKD4552-A | 制造商:AKM 制造商全稱:AKM 功能描述:24bit A/D and D/A converter, |
| AKD4554 | 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board Rev.0 for AK4554 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。