- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385091 > AKD4359 (Asahi Kasei Microsystems Co.,Ltd) Circular Connector; No. of Contacts:22; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:12; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:12-35 RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號(hào)： | AKD4359 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | 圓形連接器 |
| 英文描述： | Circular Connector; No. of Contacts:22; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:12; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:12-35 RoHS Compliant: No |
| 中文描述： | 192千赫24位8路數(shù)模轉(zhuǎn)換器 |
| 文件頁數(shù)： | 12/32頁 |
| 文件大?。?/td> | 369K |
| 代理商： | AKD4359 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
ASAHI KASEI
[AK4359]
MS0289-E-00
2004/02
- 12 -
OPERATION OVERVIEW
System Clock
The external clocks, which are required to operate the AK4359, are MCLK, LRCK and BICK. The master clock (MCLK)
should be synchronized with LRCK but the phase is not critical. The MCLK is used to operate the digital interpolation
filter and the delta-sigma modulator. There are two methods to set MCLK frequency. In Manual Setting Mode (ACKS bit
= “0”: Register 00H), the sampling speed is set by DFS0-1 (Table 1). The frequency of MCLK at each sampling speed is
set automatically. (Table 2~Table 4) In Auto Setting Mode (ACKS bit = “1”: Default), as MCLK frequency is detected
automatically (Table 5), and the internal master clock becomes the appropriate frequency (Table 6), it is not necessary to
set DFS0-1.
In parallel mode, the sampling speed can be set by only ACKS pin. Both DFS0 and DFS1 are fixed to “0”. When ACKS
pin = “L”, the AK4359 operates by Normal Speed Mode. When ACKS pin = “H”, Auto setting mode is enabled. The
parallel mode does not support 128fs and 192fs of Double Speed Mode.
All external clocks (MCLK, BICK and LRCK) should always be present whenever the AK4359 is in the normal operation
mode (RSTB pin = ”H”). If these clocks are not provided, the AK4359 may draw excess current and may fall into
unpredictable operation. This is because the device utilizes dynamic refreshed logic internally. The AK4359 should be
reset by RSTB pin = “L” after threse clocks are provided. If the external clocks are not present, the AK4359 should be in
the power-down mode (RSTB pin = ”L”). After exiting reset(RSTB = “
↑
”) at power-up etc., the AK4359 is in the
power-down mode until MCLK is input.
DFS1
DFS0
0
0
Normal Speed Mode
0
1
Double Speed Mode
1
0
Quad Speed Mode
Sampling Rate (fs)
8kHz~48kHz
60kHz~96kHz
120kHz~192kHz
Default
Table 1. Sampling Speed (Manual Setting Mode)
LRCK
fs
32.0kHz
44.1kHz
48.0kHz
MCLK
512fs
16.3840MHz
22.5792MHz
24.5760MHz
BICK
64fs
2.0480MHz
2.8224MHz
3.0720MHz
256fs
384fs
768fs
1152fs
36.8640MHz
N/A
N/A
8.1920MHz 12.2880MHz
11.2896MHz 16.9344MHz
12.2880MHz 18.4320MHz
24.5760MHz
33.8688MHz
36.8640MHz
Table 2. System Clock Example (Normal Speed Mode @Manual Setting Mode)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4359VF | 192 KHZ 24 BIT 8CH DAC |
| AK4360 | Low Power 2ch ΔΣ DAC with HP-AMP(帶耳機(jī)放大器的20位低電壓低功耗立體聲D/A轉(zhuǎn)換器) |
| AK4363 | 96KHz 24 Bit ΔΣ DAC with PLL(帶鎖相環(huán)的采樣速度96KHz，24位立體聲 ΔΣ D/A轉(zhuǎn)換器) |
| AK4363VF | 96kHz 24Bit DAC with PLL |
| AK4364 | 96kHz 24BIT DAC WITH PLL AND DIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AKD4359A | 制造商:AKM 制造商全稱:AKM 功能描述:106dB 192kHz 24-Bit 8ch DAC |
| AKD4359-SC | 制造商:AKM 制造商全稱:AKM 功能描述:the 24bit 8ch D/A converter. |
| AKD4363 | 制造商:AKM 制造商全稱:AKM 功能描述:96kHz 24Bit DAC with PLL |
| AKD4363(AKD4363) | 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board Rev.A for AK4363 |
| AKD4363.(AKD4363) | 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board Rev.A for AK4363 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。