- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385095 > AK5393 (Asahi Kasei Microsystems Co.,Ltd) Enhanced Dual bit 96 kHz 24-bit ADC PDF資料下載
參數(shù)資料
| 型號： | AK5393 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | Enhanced Dual bit 96 kHz 24-bit ADC |
| 中文描述： | 增強雙位96 kHz的24位ADC |
| 文件頁數(shù)： | 8/18頁 |
| 文件大?。?/td> | 112K |
| 代理商： | AK5393 |
ASAHI KASEI
[AK5393]
M0038-E-04
2000/4
- 8 -
DIGITAL
CHARACTERISTICS
(Ta=25
°
C; VA=5.0V
±
5%; VD=3.0 ~ 5.25V)
Parameter
High-Level Input Voltage
Low-Level Input Voltage
High-Level Output Voltage Iout=-20μA
Low-Level Output Voltage Iout=20μA
Input Leakage Current
Symbol
VIH
VIL
VOH
VOL
Iin
min
typ
-
-
-
max
-
30%VD
-
0.1
±
10
Units
V
V
V
V
μA
70%VD
-
VD-0.1
-
-
-
SWITCHING
CHARACTERISTICS
(Ta=25
°
C; VA=5.0V
±
5%; VD=3.0 ~ 5.25V; C
L
=20pF)
Parameter
Control Clock Frequency
Master Clock 256fs:
Pulse width Low
Pulse width High
Serial Data Output Clock (SCLK)
Channel Select Clock (LRCK)
duty cycle
Serial Interface Timing
(Note 9)
Slave Mode(SMODE1="L")
SCLK Period
SCLK Pulse width Low
Pulse width High
SCLK falling to LRCK Edge (Note 10)
LRCK Edge to SDATA MSB Valid
SCLK falling to SDATA Valid
SCLK falling to FSYNC Edge
Master Mode(SMODE1="H")
SCLK Frequency (DFS="L")
SCLK Frequency (DFS="H")
duty cycle
FSYNC Frequency
duty cycle
SCLK falling to LRCK Edge
LRCK Edge to FSYNC rising
SCLK falling to SDATA Valid
SCLK falling to FSYNC Edge
Reset/Calibration timing
RST Pulse width
RST falling to CAL rising
RST rising to CAL falling (Note 11)
RST rising to SDATA Valid (Note 11)
Symbol
min
typ
max
Units
fCLK
tCLKL
tCLKH
fSLK
fs
0.256
29
29
1
25
12.288
6.144
48
13.824
6.912
108
75
MHz
ns
ns
MHz
kHz
%
tSLK
tSLKL
tSLKH
tSLR
tDLR
tDSS
tSF
fSLK
fSLK
fFSYNC
tSLR
tLRF
tDSS
tSF
144.7
65
65
-45
-45
-20
-20
128fs
64fs
50
2fs
50
1
45
45
45
45
20
45
20
ns
ns
ns
ns
ns
ns
ns
Hz
Hz
%
Hz
%
ns
tslk
ns
ns
tRTW
tRCR
tRCF
tRTV
150
8704
8960
50
ns
ns
1/fs
1/fs
Notes: 9. Refer to Serial Data interface.
10. Specified LRCK edges not to coincide with the rising edges of SCLK.
11. The number of the LRCK rising edges after RST brought high at DFS="L". The value is in master mode.
In slave mode it becomes one LRCK clock(1/fs) longer. When DFS="H", tRCF=17408 and tRTV=17920.
相關PDF資料 |
PDF描述 |
|---|---|
| AK5393-VS | Enhanced Dual bit 96 kHz 24-bit ADC |
| AK5482 | 10 BIT 20MHZ AD CONVERTER |
| AK5700 | 16-Bit ツヒ Mono ADC with PLL & MIC-AMP |
| AK5700VN | 16-Bit ツヒ Mono ADC with PLL & MIC-AMP |
| AK5701KN | 16-Bit ツヒ Stereo ADC with PLL & MIC-AMP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AK5393VS | 制造商:AKM 制造商全稱:AKM 功能描述:Enhanced Dual Bit DS 96kHz 24-Bit ADC |
| AK5393-VS | 制造商:AKM 制造商全稱:AKM 功能描述:Enhanced Dual bit 96 kHz 24-bit ADC |
| AK5393VSP | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:24-BIT, 96KHZ ANALOG-TO-DIGITAL CONVERTER |
| AK5393VSP-E2 | 功能描述:IC ADC DGTL AUDIO 24BIT 28SOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率（位）:12 b 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應商設備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱:296-18373-1 |
| AK5394A | 制造商:AKM 制造商全稱:AKM 功能描述:Super High Performance 192kHz 24-Bit ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。