- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385095 > AK5386VT (Asahi Kasei Microsystems Co.,Ltd) Single-ended 24-Bit 192kHz ツヒ ADC PDF資料下載
參數(shù)資料
| 型號： | AK5386VT |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | Single-ended 24-Bit 192kHz ツヒ ADC |
| 中文描述： | 單端24位ADC的192kHz的ツヒ |
| 文件頁數(shù)： | 14/18頁 |
| 文件大?。?/td> | 154K |
| 代理商： | AK5386VT |
ASAHI KASEI
[AK5386]
MS0579-E-00
2006/12
- 14 -
Power down
The AK5386 is placed in the power-down mode by bringing PDN pin “L” and the digital filter is also reset at the same
time. This reset should always be done after power-up. In the power-down mode, the VCOM are AGND level. An analog
initialization cycle starts after exiting the power-down mode. Therefore, the output data SDTO becomes available after
4129 cycles of LRCK clock in master mode or 4132 cycles of LRCK clock in slave mode. During initialization, the ADC
digital data outputs of both channels are forced to a 2’s complement “0”. The ADC outputs settle in the data
corresponding to the input signals after the end of initialization (Settling approximately takes the group delay time).
Normal Operation
Internal
State
PDN
Power-down
Initialize
Normal Operation
(1)
Idle Noise
GD
GD
“0”data
A/D In
(Analog)
A/D Out
(Digital)
Clock In
MCLK,LRCK,SCLK
(2)
(3)
(4)
“0”data
Idle Noise
Notes:
(1) 4132/fs in slave mode and 4129/fs in master mode.
(2) Digital output corresponding to analog input has the group delay (GD).
(3) A/D outputs “0” data at the power-down state.
(4) When the external clocks (MCLK, SCLK and LRCK) are stopped, the AK5386 should be in the power-down state.
Figure 3. Power-down/up sequence example
System Reset
The AK5386 should be reset once by bringing PDN pin “L” after power-up. In slave mode, the internal timing starts
clocking by the rising edge (falling edge at mode 1) of LRCK after exiting from reset and power down state by MCLK.
The AK5386 is power down state until LRCK is input. In master mode, the internal timing starts when MCLK is input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK5388 | 120dB 24-bit 192kHz 4-Channel ADC |
| AK5392 | Enhanced Dual Bit 24Bit ADC |
| AK5392-VS | Enhanced Dual Bit 24Bit ADC |
| AK5393 | Enhanced Dual bit 96 kHz 24-bit ADC |
| AK5393-VS | Enhanced Dual bit 96 kHz 24-bit ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK5386VTP-E2 | 功能描述:IC ADC AUDIO STER 24BIT 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Basics 標(biāo)準(zhǔn)包裝:1 系列:- 類型:電機(jī)控制 分辨率（位）:12 b 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱:296-18373-1 |
| AK5388 | 制造商:AKM 制造商全稱:AKM 功能描述:120dB 24-bit 192kHz 4-Channel ADC |
| AK5388_09 | 制造商:AKM 制造商全稱:AKM 功能描述:120dB 24-bit 192kHz 4-Channel ADC |
| AK5388A | 制造商:AKM 制造商全稱:AKM 功能描述:120dB 24-bit 192kHz 4-Channel ADC |
| AK5388AEQ | 制造商:AKM 制造商全稱:AKM 功能描述:120dB 24-bit 192kHz 4-Channel ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。