- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4626AVQ (Asahi Kasei Microsystems Co.,Ltd) High Performance Multi-channel Audio CODEC PDF資料下載
參數(shù)資料
| 型號： | AK4626AVQ |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | High Performance Multi-channel Audio CODEC |
| 中文描述： | 高性能多通道音頻解碼器 |
| 文件頁數(shù)： | 25/40頁 |
| 文件大?。?/td> | 573K |
| 代理商： | AK4626AVQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
ASAHI KASEI
[AK4626A]
MS0397-E-00
2005/06
- 25 -
Soft mute operation
Soft mute operation is performed at digital domain. When the SMUTE pin goes to “H”, the output signal is attenuated by
-
∞
during ATT_DATA
×
ATT transition time (Table 14) from the current ATT level.
When the SMUTE pin is returned to
“L”, the mute is cancelled and the output attenuation gradually changes to the ATT level during ATT_DATA
×
ATT
transition time. If the soft mute is cancelled before attenuating to -
∞
after starting the operation, the attenuation is
discontinued and returned to ATT level by the same cycle.
The soft mute is effective for changing the signal source
without stopping the signal transmission.
SMUTE bit
Attenuation
DZF1,2
ATT Level
-
∞
AOUT
8192/fs
GD
(2)
GD
(1)
(3)
(4)
(1)
Notes:
(1) ATT_DATA
×
ATT transition time (Table 14). For example, in Normal Speed Mode, this time is 1792LRCK cycles
(1792/fs) at ATT_DATA=00H. ATT transition of the soft-mute is from 00H to 7FH
(2) The analog output corresponding to the digital input has a group delay, GD.
(3) If the soft mute is cancelled before attenuating to -
∞
after starting the operation, the attenuation is discontinued and
returned to ATT level by the same cycle.
(4) When the input data at all the channels of the group are continuously zeros for 8192 LRCK cycles, DZF pin of each
channel goes to “H”. DZF pin immediately goes to “L” if the input data of either channel of the group are not zero
after going DZF “H”.
Figure 13. Soft mute and zero detection
System Reset
The AK4626A should be reset once by bringing PDN = “L” upon power-up. The AK4626A is powered up and the
internal timing starts clocking by LRCK “
↑
” after exiting reset and power down state by MCLK. The AK4626A is in the
power-down mode until MCLK and LRCK are input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4628A | High Performance Multi-channel Audio CODEC |
| AK4628AVQ | High Performance Multi-channel Audio CODEC |
| AK4628 | HIGH PERFORMANCE MULTI CHANNEL AUDIO CODEC |
| AK4628VQ | HIGH PERFORMANCE MULTI CHANNEL AUDIO CODEC |
| AK4631 | 16-Bit Mono CODEC with ALC & MIC/SPK-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4627 | 制造商:AKM 制造商全稱:AKM 功能描述:High Performance Multi-channel Audio CODEC |
| AK4627VQ | 制造商:AKM 制造商全稱:AKM 功能描述:High Performance Multi-channel Audio CODEC |
| AK4628 | 制造商:AKM 制造商全稱:AKM 功能描述:HIGH PERFORMANCE MULTI CHANNEL AUDIO CODEC |
| AK4628A | 制造商:AKM 制造商全稱:AKM 功能描述:single chip CODEC that includes two channels of ADC and eight channels of DAC. |
| AK4628AVQ | 制造商:AKM 制造商全稱:AKM 功能描述:High Performance Multi-channel Audio CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。