參數(shù)資料
型號(hào)： AK4586VQ
廠商： Asahi Kasei Microsystems Co.,Ltd
元件分類： 圓形連接器
英文描述： Circular Connector; MIL SPEC:MIL-C-5015 A/B/C; Body Material:Aluminum Alloy; Series:97-3100A; No. of Contacts:4; Connector Shell Size:18; Connecting Termination:Solder; Circular Shell Style:Wall Mount Receptacle RoHS Compliant: No
中文描述： 多通道音頻編解碼器迪爾
文件頁數(shù)： 37/54頁
文件大?。?/td> 586K
代理商： AK4586VQ
ASAHI KASEI
[AK4586]
MS0097-E-01
2001/12
- 37 -
(2)-2. READ Operations
Set R/W bit = “1” for the READ operation of the AK4586. After transmission of a data, the master can read next address’s
data by generating the acknowledge instead of terminating the write cycle after the receipt the first data word. After the
receipt of each data, the internal 5bits address counter is incremented by one, and the next data is taken into next address
automatically. If the address exceed 1FH prior to generating the stop condition, the address counter will “roll over” to 00H
and the previous data will be overwritten.
The AK4586 supports two basic read operations: CURRENT ADDRESS READ and RANDOM READ.
(2)-2-1. CURRENT ADDRESS READ
The AK4586 contains an internal address counter that maintains the address of the last word accessed, incremented by
one. Therefore, if the last access (either a read or write) was to address n, the next CURRENT READ operation would
access data from the address n+1. After receipt of the slave address with R/W bit set to “1”, the AK4586 generates an
acknowledge, transmits 1byte data which address is set by the internal address counter and increments the internal address
counter by 1. If the master does not generate an acknowledge to the data but generate the stop condition, the AK4586
discontinues transmission
S
T
A
R
T
Slave
Address
SDA
A
C
K
A
C
K
S
A
C
K
Data(n+1)
P
S
T
O
P
Data(n+x)
A
C
K
Data(n+2)
A
C
K
R/W= “1”
A
C
K
Data(n)
Figure 26. CURRENT ADDRESS READ
(2)-3-2. RANDOM READ
Random read operation allows the master to access any memory location at random. Prior to issuing the slave address
with the R/W bit set to “1”, the master must first perform a “dummy” write operation. The master issues the start
condition, slave address(R/W=“0”) and then the register address to read. After the register address’s acknowledge, the
master immediately reissues the start condition and the slave address with the R/W bit set to “1”. Then the AK4586
generates an acknowledge, 1byte data and increments the internal address counter by 1. If the master does not generate an
acknowledge to the data but generate the stop condition, the AK4586 discontinues transmission.
S
T
A
R
T
Slave
Address
Address(n)
Address
SDA
A
C
K
A
C
K
S
A
C
K
Data(n)
P
S
T
O
P
Data(n+x)
A
C
K
Data(n+1)
A
C
K
R/W= “0”
A
C
K
Sub
S
T
A
R
T
A
C
K
S
Slave
R/W= “1”
Figure 27. RANDOM ADDRESS READ
相關(guān)PDF資料
PDF描述
AK4588 2/8 CHANNEL AUDIO CODEC WITH DIR
AK4588VQ 2/8 CHANNEL AUDIO CODEC WITH DIR
AK4589VQ 2/8-Channel Audio CODEC with DIR
AK4591 24bit 4ch ADC + 24bit 6ch DAC
AK4620A 24 BIT 192KHZ AUDIO CODEC WITH IPGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4588 制造商:AKM 制造商全稱:AKM 功能描述:2/8 CHANNEL AUDIO CODEC WITH DIR
AK4588VQ 制造商:AKM 制造商全稱:AKM 功能描述:2/8 CHANNEL AUDIO CODEC WITH DIR
AK4589 制造商:AKM 制造商全稱:AKM 功能描述:2/8 CHANNEL AUDIO CODEC WITH DIR
AK4589_1 制造商:AKM 制造商全稱:AKM 功能描述:2/8-Channel Audio CODEC with DIR
AK4589VQ 制造商:AKM 制造商全稱:AKM 功能描述:2/8-Channel Audio CODEC with DIR
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*