- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385091 > AK4380 (Asahi Kasei Microsystems Co.,Ltd) 100dB 24 Bit 96KHz 2ch DAC(100dB的動態(tài)范圍，采樣率96KHz的24位音頻D/A轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | AK4380 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 100dB 24 Bit 96KHz 2ch DAC(100dB的動態(tài)范圍，采樣率96KHz的24位音頻D/A轉(zhuǎn)換器) |
| 中文描述： | 100dB的24位96KHz的2通道數(shù)模轉(zhuǎn)換器（一百分貝的動態(tài)范圍，采樣率96KHz的的24位音頻的D / A轉(zhuǎn)換器） |
| 文件頁數(shù)： | 16/21頁 |
| 文件大?。?/td> | 226K |
| 代理商： | AK4380 |
ASAHI KASEI
[AK4380]
MS0018-E-01
2000/8
- 16 -
n
Mode Control Interface
Some function of AK4380 can be controlled by pins (parallel control mode) shown in Table 6. The serial control interface
is enabled by the P/S pin = “L”. Internal registers may be written by 3-wire μP interface pins: CSN, CCLK and CDTI. The
data on this interface consists of Chip Address (2bits, CAD1/0; fixed to “01”), Read/Write (1bit; fixed to “1”, Write only),
Register Address (MSB first, 5bits) and Control Data (MSB first, 8bits). AK4380 latches the data on the rising edge of
CCLK, so data should clocked in on the falling edge. The writing of data becomes valid by CSN “
↑
”. The clock speed of
CCLK is 5MHz (max). The CSN and CCLK must be fixed to “H” when the register does not be accessed.
Function
Double speed
De-emphasis
SMUTE
Zero Detection
16/20/24bit LSB justified format
Parallel mode
O
X
O
O
X
Serial mode
O
O
O
O
O
Table 7. Function list (O: available, X: not available)
PDN = “L” resets the registers to their default values. When the state of P/S pin is changed, AK4380 should be reset by
PDN= “L”. In the serial mode, the internal timing circuit is reset by RSTN bit, but the registers are not initialized.
CDTI
CCLK
CSN
C1
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
D4
D5
D6
D7
A1
A2
A3
A4
R/W
C0
A0
D0
D1
D2
D3
C1-C0:
R/W:
A4-A0:
D7-D0:
Chip Address (Fixed to “01”)
READ/WRITE (Fixed to “1”, Write only)
Register Address
Control Data
Figure 8. Control I/F Timing
* The AK4380 does not support the read command and chip address. C1, C0 and R/W are fixed to “011”
* When the AK4380 is in the power down mode (PDN = “L”) or the MCLK is not provided, writing into the control
register is inhibited.
相關PDF資料 |
PDF描述 |
|---|---|
| AK4380VT | 100dB 24BIT 96kHz 2CH DAC |
| AK4382A | 112dB 192kHz 24-Bit 2ch DAC |
| AK4382 | 112dB 192kHz 24-BIT SCH DAC |
| AK4382VT | 112dB 192kHz 24-BIT SCH DAC |
| AK4384ET | 106dB 192kHz 24-Bit 2ch ツヒ DAC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AK4380VT | 制造商:AKM 制造商全稱:AKM 功能描述:100dB 24BIT 96kHz 2CH DAC |
| AK4380VT-E2 | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:24BIT 96K 100DB |
| AK4381 | 制造商:AKM 制造商全稱:AKM 功能描述:108DB 192KHZ 24-BIT 2CH DAC |
| AK4381VT | 制造商:AKM 制造商全稱:AKM 功能描述:108DB 192KHZ 24-BIT 2CH DAC |
| AK4381VTP-E2 | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:5V 108DB DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復。