- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385090 > AK4351 (Asahi Kasei Microsystems Co.,Ltd) ECONOLINE: REC3-S_DRW(Z)/H4,H6 - Safety standards and approval: EN 60950 certified, rated for 250VAV (LVD test report)- Applied for Ul 1950 Component Recognised Certification- 3W DIP Package- 4kVDC & 6kVDC Isolation- Regulated Output- Continuous Short Circiut Protection Auto-Restarting PDF資料下載
參數(shù)資料
| 型號： | AK4351 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | ECONOLINE: REC3-S_DRW(Z)/H4,H6 - Safety standards and approval: EN 60950 certified, rated for 250VAV (LVD test report)- Applied for Ul 1950 Component Recognised Certification- 3W DIP Package- 4kVDC & 6kVDC Isolation- Regulated Output- Continuous Short Circiut Protection Auto-Restarting |
| 中文描述： | 18位高級多比特2聲道數(shù)模轉(zhuǎn)換器 |
| 文件頁數(shù)： | 8/14頁 |
| 文件大?。?/td> | 134K |
| 代理商： | AK4351 |
ASAHI KASEI
[AK4351]
M0022-E-04
1999/12
- 8 -
OPERATION OVERVIEW
n
System Clock
The external clocks, which are required to operate the AK4351, are MCLK, LRCK and BICK. The master clock
(MCLK) should be synchronized with LRCK but the phase is not critical. The MCLK is used to operate the digital
interpolation filter and the delta-sigma modulator. The frequency of MCLK is determined by the sampling rate (LRCK)
and CKS pin. Table 1 illustrates corresponding clock frequencies. When the 384fs is selected, the internal master clock
becomes 256fs(=384fs*2/3).
All external clocks (MCLK, BICK and LRCK) should always be present whenever the AK4351 is in normal operation
mode ( PD = ”H”). If these clocks are not provided, the AK4351 may draw excess current because the device utilizes
dynamic refreshed logic internally. The AK4351 should be reset by PD = ”L” after threse clocks are provided. If the
external clocks are not present, the AK4351 should be in the power-down mode( PD = ”L”). After exiting reset at
power-up etc., the AK4351 is in power-down mode until MCLK and LRCK are input. When those clocks are changed
during the operation, please reset the AK4351 at once by PD = ”L”.
Clock
LRCK (fs)
BICK
frequency
8k
~
50kHz
~
64fs
256fs
384fs
CKS = “L”
CKS = “H”
MCLK
Table 1. System Clocks
n
Audio Serial Interface Format
Data is shifted in via the SDATA pin using BICK and LRCK inputs. The DIF0-1 pins as shown in Table 2 can select
four serial data modes. In all modes the serial data is MSB-first, 2’s compliment format and is latched on the rising edge
of BICK. Mode 2 can be used for 16MSB justified formats by zeroing the unused LSBs.
DIF1
0
0
1
1
DIF0
0
1
0
1
Mode
BICK
3
32fs
3
36fs
3
36fs
Figure
Figure 1
Figure 1
Figure 2
Figure 3
0: 16bit LSB Justified
1: 18bit LSB Justified
2: 18bit MSB Justified
3: I
2
S Compatible
Table 2. Serial Data Modes
3
36fs or 32fs
LRCK
BICK
SDATA
Mode 0
SDATA
Mode 1
15:MSB, 0:LSB (@16bit Data)
15
14
0
Don’t care
Don’t care
15
14
0
17
16
15
14
0
17
16
17:MSB, 0:LSB (@18bit Data)
Don’t care
Don’t care
Rch
Lch
15
14
0
Figure 1. Mode 0,1 Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4351VT | 18 BIT ADVANCED MULTI BIT 2CH DAC |
| AK4352 | 2V & LOW POWER MULTI-BIT DAC |
| AK4352VT | 2V & LOW POWER MULTI-BIT DAC |
| AK4353VF | 96kHz 24BIT DAC WITH DIT |
| AK4353 | 96kHz 24BIT DAC WITH DIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4351VT | 制造商:AKM 制造商全稱:AKM 功能描述:18 BIT ADVANCED MULTI BIT 2CH DAC |
| AK4351VTP-E2 | 制造商:AKM Semiconductor Inc 功能描述:AK4351VTP-E2 |
| AK4352 | 制造商:AKM 制造商全稱:AKM 功能描述:2V & LOW POWER MULTI-BIT DAC |
| AK4352VT | 制造商:AKM 制造商全稱:AKM 功能描述:2V & LOW POWER MULTI-BIT DAC |
| AK4352VTP | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。