參數(shù)資料
型號(hào): AK4112
廠商: Asahi Kasei Microsystems Co.,Ltd
英文描述: High Feature 96kHz 24bit DIR
中文描述: 高功能96kHz的24位迪爾
文件頁(yè)數(shù): 16/31頁(yè)
文件大小: 304K
代理商: AK4112
ASAHI KASEI
[AK4112A]
MS0020-E-00
2000/3
- 16 -
n
Error Handling
There are the following five factors which ERF pin goes “H”. ERF pin shows the status of the internal PLL operation and
it is “L” when the PLL is OFF (Clock Operation Mode 1).
1.
Unlock Error
2.
Parity Error
3.
Biphase Error
4.
Frame length Error
5.
STC (Status Change) flag=“1”
: “H” when the PLL goes UNLOCK state.
: Updated every sub-frame cycle.
: Updated every sub-frame cycle
: Updated every sub-frame cycle
: Holds “1” until reading 03H.
In Parallel Mode, ERF pin outputs the ORed signal including the factors of 1,2,3 and 4. Once ERF pin goes ”H”, it
maintains “H” for 1024/fs cycles after the all error factors are removed. Table 11 shows the state of each output pins
when the ERF pin is “H”. The Frame length Error is occurred when the interval of preamble in biphase signal is incorrect.
When unlock state, the channel status bits are not updated and the previous data is maintained.
Error
Unlock Error
Parity Error
Biphase Error
Frame Length Error
AUTO
“L”
Output
Output
Output
SDTO
“L”
V
“L”
Output
Output
Output
Previous Data
Previous Data
Previous Data
Table 11. Error handling (Parallel Mode)
In Serial Mode, ERF pin outputs the ORed signal including the factors of 1,2,3,4 and 5. However, Parity, Biphase and
Frame Length Error can be masked by MPAR bit, and the STC flag can be masked by MSTC bit. When those are masked
by each bit, the error factor does not affect ERF pin operation. The STC flag is set whenever a comparison between the
last sample of bits D5-0 of the receiver status 1 register (03H) and the new sample are different This comparison is made
every fs cycle. The STC flag is reset by reading the register 03H. This flag is also disabled during the first block after
reset.
Once ERF pin goes ”H”, it maintains “H” for 1024/fs cycles (can be changed by ERFH0-1 bits) after the all error factors
(In case of STC, from STC flag “1” to reading 03H) are removed. Once PAR, BIP, FRERR, V or UNLOCK bit goes “1”,
it returns “0” by reading Receiver Status 2 (04H). When unlock state, the channel status bits are not updated and the
previous data is maintained.
Register
BIP
Pin
Error
& Status
Unlock Error
Parity Error
Biphase Error
Frame Length Error
Status change
UNLOCK
1
0
0
0
0
PAR
0
1
0
0
0
FRERR
0
0
0
1
0
STC
0
0
0
0
1
AUTO
“L”
Output
Output
Output
Output
SDTO
“L”
V
TX
0
0
1
0
0
“L”
Output
Output
Output
Output
Output
Output
Output
Output
Output
Previous Data
Previous Data
Previous Data
Output
Table 12. Error handling (Serial Mode; MPAR=1, MSTC=1)
相關(guān)PDF資料
PDF描述
AK4110 Circular Connector; No. of Contacts:37; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:14; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:14-37 RoHS Compliant: No
AK4112A High Feature 96kHz 24bit DIR
AK4112AVF Circular Connector; No. of Contacts:5; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:14; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:14-5 RoHS Compliant: No
AK4113-B 192kHz digital audio receiver
AK4115VQ High Feature 192kHz 24bit Digital Audio Interface Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4112A 制造商:AKM 制造商全稱:AKM 功能描述:High Feature 96kHz 24bit DIR
AK4112AVF 制造商:AKM 制造商全稱:AKM 功能描述:High Feature 96kHz 24bit DIR
AK4112B 制造商:AKM 制造商全稱:AKM 功能描述:HIGH FEATURE 96kHz 24BIT DIR
AK4112B_12 制造商:AKM 制造商全稱:AKM 功能描述:High Feature 96kHz 24bit DIR
AK4112BVF 功能描述:IC RCVR DGTL AUD QUAD 28VSOP 制造商:akm semiconductor inc. 系列:- 包裝:剪切帶(CT) 零件狀態(tài):過(guò)期 功能:音頻接收器 應(yīng)用:數(shù)字音頻接口 通道數(shù):4 接口:I2S 電壓 - 電源:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C(TA) 規(guī)格:22kHz ~ 108kHz 封裝/外殼:28-LSSOP(0.220",5.60mm 寬) 供應(yīng)商器件封裝:28-VSOP 標(biāo)準(zhǔn)包裝:1