Revision 13 5-3 Revision 9 (continued) The example in the paragraph above Table 2-31 Duration of Short Circuit Event" />
參數(shù)資料
型號： AGLE600V2-FGG484I
廠商： Microsemi SoC
文件頁數(shù)： 67/166頁
文件大小： 0K
描述： IC FPGA 1KB FLASH 600K 484-FBGA
標(biāo)準(zhǔn)包裝： 60
系列： IGLOOe
邏輯元件/單元數(shù)： 13824
RAM 位總計： 110592
輸入/輸出數(shù)： 270
門數(shù)： 600000
電源電壓： 1.14 V ~ 1.575 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 85°C
封裝/外殼： 484-BGA
供應(yīng)商設(shè)備封裝： 484-FPBGA（23x23）
IGLOOe Low Power Flash FPGAs
Revision 13
5-3
Revision 9
(continued)
The example in the paragraph above Table 2-31 Duration of Short Circuit Event before
Failure was revised to change the maximum temperature from 110°C to 100°C, with an
example of six months instead of three months (SAR 32287).
The notes regarding drive strength in the "Summary of I/O Timing Characteristics –
LVCMOS Wide Range" section tables were revised for clarification. They now state that
the minimum drive strength for the default software configuration when run in wide range
is ±100 A. The drive strength displayed in software is supported in normal range only.
For a detailed I/V curve, refer to the IBIS models (SAR 34766).
The AC Loading figures in the "Single-Ended I/O Characteristics" section were updated
Settings" section (SAR 34886).
The following sentence was deleted from the "2.5 V LVCMOS" section (SAR 34793): "It
uses a 5 V–tolerant input buffer and push-pull output buffer."
Specification were updated. A note was added to both tables indicating that when the
CCC/PLL core is generated by Microsemi core generator software, not all delay values
of the specified delay increments are available (SAR 34818).
The following figures were deleted. Reference was made to a new application note,
FPGAs, which covers these cases in detail (SAR 34869).
Figure 2-46 Write Access after Write onto Same Address
Figure 2-47 Read Access after Write onto Same Address
Figure 2-48 Write Access after Read onto Same Address
The port names in the SRAM "Timing Waveforms", SRAM "Timing Characteristics"
tables, Figure 2-50 FIFO Reset, and the FIFO "Timing Characteristics" tables were
revised to ensure consistency with the software names (SAR 35749).
The "Pin Descriptions and Packaging" chapter is new (SAR 34768).
Package names used in the "Package Pin Assignments" section were revised to match
standards given in Package Mechanical Drawings (SAR 34768)
July 2010
The versioning system for datasheets has been changed. Datasheets are assigned a
revision number that increments each time the datasheet is revised. The "IGLOOe
Device Status" table on page II indicates the status for each device in the device family.
N/A
Revision
Changes
Page
相關(guān)PDF資料
PDF描述
EP4CGX50DF27I7 IC CYCLONE IV GX FPGA 50K 672FBG
EP4CGX50DF27C6 IC CYCLONE IV GX FPGA 50K 672FBG
93C46C-I/P IC EEPROM 1KBIT 3MHZ 8DIP
EP4CGX110CF23C8 IC CYCLONE IV FPGA 110K 484FBGA
A54SX32-2PQ208 IC FPGA SX 48K GATES 208-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AGLE600V2-FGG896 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
AGLE600V2-FGG896ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
AGLE600V2-FGG896I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
AGLE600V2-FGG896PP 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
AGLE600V5-FFG256 制造商:Microsemi Corporation 功能描述:FPGA IGLOOE 600K GATES 130NM 1.5V 256FBGA - Trays 制造商:Microsemi SOC Products Group 功能描述:FPGA IGLOOE 600K GATES 130NM 1.5V 256FBGA - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*