
IGLOO Low Power Flash FPGAs
Revision 23
2-127
Figure 2-42 FIFO FULL Flag and AFULL Flag Assertion
Figure 2-43 FIFO EMPTY Flag and AEMPTY Flag Deassertion
Figure 2-44 FIFO FULL Flag and AFULL Flag Deassertion
NO MATCH
Dist = AFF_TH
MATCH (FULL)
tCKAF
tWCKFF
tCYC
WCLK
FULL
AFULL
WA/RA
(Address Counter)
WCLK
WA/RA
(Address Counter)
MATCH
(EMPTY)
NO MATCH
Dist = AEF_TH + 1
NO MATCH
RCLK
EMPTY
1st Rising
Edge
After 1st
Write
2nd Rising
Edge
After 1st
Write
tRCKEF
tCKAF
AEMPTY
Dist = AFF_TH – 1
MATCH (FULL)
NO MATCH
tWCKF
tCKAF
1st Rising
Edge
After 1st
Read
1st Rising
Edge
After 2nd
Read
RCLK
WA/RA
(Address Counter)
WCLK
FULL
AFULL