鍨嬭櫉(h脿o)锛� | AGL030V5-CSG81 |
寤犲晢锛� | Microsemi SoC |
鏂囦欢闋�(y猫)鏁�(sh霉)锛� | 4/250闋�(y猫) |
鏂囦欢澶�?銆�?/td> | 0K |
鎻忚堪锛� | IC FPGA 1KB FLASH 30K 81-CSP |
妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 490 |
绯诲垪锛� | IGLOO |
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� | 768 |
杓稿叆/杓稿嚭鏁�(sh霉)锛� | 66 |
闁€鏁�(sh霉)锛� | 30000 |
闆绘簮闆诲锛� | 1.425 V ~ 1.575 V |
瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
宸ヤ綔婧害锛� | 0°C ~ 70°C |
灏佽/澶栨锛� | 81-WFBGA锛孋SBGA |
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 81-CSP锛�5x5锛� |
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
---|---|
AGLN030V5-ZUCG81 | IC FPGA NANO 1KB 30K 81-UCSP |
GMC60DRXH | CONN EDGECARD 120PS DIP .100 SLD |
AGLN060V5-ZCSG81 | IC FPGA NANO 1KB 60K 81-CSP |
BR24T32FJ-WE2 | IC EEPROM I2C 32K 400KHZ 8-SOP |
ABC40DRAN | CONN EDGECARD 80POS .100 R/A DIP |
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
---|---|
AGL030V5-CSG81I | 鍔熻兘鎻忚堪:IC FPGA 1KB FLASH 30K 81-CSP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪锛� 绯诲垪:IGLOO 妯�(bi膩o)婧�(zh菙n)鍖呰:152 绯诲垪:IGLOO PLUS LAB/CLB鏁�(sh霉):- 閭忚集鍏冧欢/鍠厓鏁�(sh霉):792 RAM 浣嶇附瑷�(j矛):- 杓稿叆/杓稿嚭鏁�(sh霉):120 闁€鏁�(sh霉):30000 闆绘簮闆诲:1.14 V ~ 1.575 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 85°C 灏佽/澶栨:289-TFBGA锛孋SBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:289-CSP锛�14x14锛� |
AGL030V5-FCS144 | 鍒堕€犲晢:ACTEL 鍒堕€犲晢鍏ㄧū:Actel Corporation 鍔熻兘鎻忚堪:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
AGL030V5-FCS144ES | 鍒堕€犲晢:ACTEL 鍒堕€犲晢鍏ㄧū:Actel Corporation 鍔熻兘鎻忚堪:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
AGL030V5-FCS144I | 鍒堕€犲晢:ACTEL 鍒堕€犲晢鍏ㄧū:Actel Corporation 鍔熻兘鎻忚堪:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
AGL030V5-FCS144PP | 鍒堕€犲晢:ACTEL 鍒堕€犲晢鍏ㄧū:Actel Corporation 鍔熻兘鎻忚堪:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |