參數(shù)資料
型號(hào): ADV7393
廠商: Analog Devices, Inc.
英文描述: Low Power, Chip Scale 10-Bit SD/HD Video Encoder
中文描述: 低功耗,芯片尺寸10位標(biāo)清/高清視頻編碼器
文件頁(yè)數(shù): 24/96頁(yè)
文件大?。?/td> 1209K
代理商: ADV7393
ADV7390/ADV7391/ADV7392/ADV7393
Rev. 0 | Page 24 of 96
SDA
SCL
START ADDR R/W ACK
SUBADDRESS ACK
Figure 47. I
2
C Data Transfer
DATA
ACK
STOP
1–7
8
9
S
1–7
1–7
P
8
9
8
9
0
WRITE
SEQUENCE
READ
SEQUENCE
S
SLAVE ADDR
A(S)
SUBADDR
A(S)
DATA
DATA
A(S)
P
S
SLAVE ADDR
A(S)
SUBADDR
A(S) S
SLAVE ADDR
A(S)
DATA
DATA
A(M)
A(M) P
S = START BIT
P = STOP BIT
A(S) = ACKNOWLEDGE BY SLAVE
A(M) = ACKNOWLEDGE BY MASTER
A(S) = NO-ACKNOWLEDGE BY SLAVE
A(M) = NO-ACKNOWLEDGE BY MASTER
LSB = 0
LSB = 1
A(S)
0
Figure 48. I
2
C Read and Write Sequence
SPI OPERATION
The ADV739x supports a 4-wire serial (SPI-compatible) bus
connecting multiple peripherals. Two inputs, master out slave in
(MOSI) and serial clock (SCLK), and one output, master in
slave out (MISO), carry information between a master SPI
peripheral on the bus and the ADV739x. Each slave device on
the bus has a slave select pin that is connected to the master SPI
peripheral by a unique slave select line. As such, slave device
addressing is not required.
To invoke SPI operation, a master SPI peripheral (for example, a
microprocessor) should issue three low pulses on the ADV739x
ALSB/SPI_SS pin. When the encoder detects the third rising
edge on the ALSB/SPI_SS pin, it automatically switches to SPI
communication mode. The ADV739x remains in SPI commu-
nication mode until a hardware reset or power-down occurs.
To control the ADV739x, use the following protocol for both read
and write transactions. First, the master initiates a data transfer by
driving and holding the ADV739x ALSB/SPI_SS pin low. On the
first SCLK rising edge after ALSB/SPI_SS has been driven low,
the write command, defined as 0xD4, is written to the ADV739x
over the MOSI line. The second byte written to the MOSI line is
interpreted as the starting subaddress. Data on the MOSI line is
written MSB first and clocked on the rising edge of SCLK.
There is a subaddress auto-increment facility. This allows data
to be written to or read from registers in ascending subaddress
sequence starting at any valid subaddress. The user can also
access any unique subaddress register on a one-by-one basis.
In a write data transfer, 8-bit data bytes are written to the
ADV739x, MSB first, on the MOSI line immediately after the
starting subaddress. The data bytes are clocked into the
ADV739x on the rising edge of SCLK. When all data bytes have
been written, the master completes the transfer by driving and
holding the ADV739x ALSB/SPI_SS pin high.
In a read data transfer, after the subaddress has been clocked in
on the MOSI line, the ALSB/SPI_SS pin is driven and held high
for at least one clock cycle. Then, the ALSB/SPI_SS pin is driven
and held low again. On the first SCLK rising edge after
ALSB/SPI_SS has been driven low, the read command, defined
as 0xD5, is written, MSB first, to the ADV739x over the MOSI
line. Subsequently, 8-bit data bytes are read from the ADV739x,
MSB first, on the MISO line. The data bytes are clocked out of
the part on the falling edge of SCLK. When all data bytes have
been read, the master completes the transfer by driving and
holding the ADV739x ALSB/SPI_SS pin high.
相關(guān)PDF資料
PDF描述
ADV7393BCPZ Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7393BCPZ-REEL Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7393EBZ Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7400AKSTZ-80 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
ADV7400AKSTZ-801 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7393BCPZ 功能描述:IC DAC VIDEO HDTV 10BIT 40LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7393BCPZ-REEL 功能描述:IC DAC ENCODER VID HDTV 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7393-DBRDZ 功能描述:BOARD EVAL FOR ADV7393 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
ADV7393EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Chip Scale 10-Bit SD/HD Video Encoder
ADV7393WBCPZ 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Trays