參數(shù)資料
型號: ADV7340
廠商: Analog Devices, Inc.
英文描述: Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
中文描述: 多格式視頻編碼器,6個12位噪聲整形視頻㈢交叉連接系統(tǒng)
文件頁數(shù): 19/88頁
文件大小: 1066K
代理商: ADV7340
ADV7340/ADV7341
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Rev. 0 | Page 19 of 88
64
G
63
C
62
S
61
S
60
S
59
S
58
S
57
D
56
V
D
55
S
54
S
53
S
52
S
51
S
50
S
49
S
47
R
SET1
46
V
REF
45
COMP1
42
DAC 3
43
DAC 2
44
DAC 1
48
SFL/MISO
41
V
AA
40
AGND
39
DAC 4
37
DAC 6
36
R
SET2
35
COMP2
34
PV
DD
33
EXT_LF1
38
DAC 5
2
Y0
Y1
3
4
Y2
Y3
7
Y5
Y6
6
Y4
5
1
V
DD_IO
8
9
Y7
10
V
DD
12
Y8
13
Y9
14
C0
15
C1
16
C2
11
DGND
17
C
18
C
19
A
20
S
21
S
22 23
P
24
P
25
P
26
C
C
27
C
28
C
29
C
30
C
31
32
P
PIN 1
ADV7340/ADV7341
TOP VIEW
(Not to Scale)
E
0
Figure 21. Pin Configuration
Table 13. Pin Function Descriptions
Pin No.
13, 12,
9 to 2
29 to 25,
18 to 14
62 to 58,
55 to 51
30
63
Mnemonic
Y9 to Y0
Input/
Output
I
Description
10-Bit Pixel Port (Y9 to Y0). Y0 is the LSB. Refer to Table 31 for input modes.
C9 to C0
I
10-Bit Pixel Port (C9 to C0). C0 is the LSB. Refer to Table 31 for input modes.
S9 to S0
I
10-Bit Pixel Port (S9 to S0). S0 is the LSB. Refer to Table 31 for input modes.
CLKIN_A
CLKIN_B
I
I
Pixel Clock Input for HD Only (74.25 MHz), ED
1
Only (27 MHz or 54 MHz), or SD Only (27 MHz).
Pixel Clock Input for Dual Modes Only. Requires a 27 MHz reference clock for ED operation or a
74.25 MHz reference clock for HD operation.
SD Horizontal Synchronization Signal. This pin can also be configured to output an SD, ED, or HD
horizontal synchronization signal. See the External Horizontal and Vertical Synchronization
Control section.
SD Vertical Synchronization Signal. This pin can also be configured to output an SD, ED, or HD
vertical synchronization signal. See the External Horizontal and Vertical Synchronization Control
section.
ED/HD Horizontal Synchronization Signal. See the External Horizontal and Vertical
Synchronization Control section.
ED/HD Vertical Synchronization Signal. See the External Horizontal and Vertical Synchronization
Control section.
ED/HD Blanking Signal. See the External Horizontal and Vertical Synchronization Control section.
Multifunctional Pin: Subcarrier Frequency Lock (SFL) Input/SPI Data Output. The SFL input is
used to drive the color subcarrier DDS system, timing reset, or subcarrier reset.
This pin is used to control the amplitudes of the DAC 1, DAC 2, and DAC 3 outputs. For full-drive
operation (for example, into a 37.5 Ω load), a 510 Ω resistor must be connected from R
SET1
to
AGND. For low drive operation (for example, into a 300 Ω load), a 4.12 kΩ resistor must be
connected from R
SET1
to AGND.
This pin is used to control the amplitudes of the DAC 4, DAC 5, and DAC 6 outputs. A 4.12 kΩ
resistor must be connected from R
SET2
to AGND.
50
S_HSYNC
I/O
49
S_VSYNC
I/O
22
P_HSYNC
I
23
P_VSYNC
I
24
48
P_BLANK
SFL/MISO
I
I/O
47
R
SET1
I
36
R
SET2
I
相關(guān)PDF資料
PDF描述
ADV7340BSTZ Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7340EBZ Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7341 Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7341BSTZ Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7341EBZ Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7340BSTZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7340EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7341 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7341BSTZ 制造商:Analog Devices 功能描述:Video Encoder 6DAC 12-Bit 64-Pin LQFP Tray 制造商:Analog Devices 功能描述:MULTI-FORMAT VIDEO ENCODER SIX 12-BIT NOISE SHAPED VIDEO DAC - Bulk
ADV7341EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS