參數(shù)資料
型號(hào)： ADV7179KCPZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 26/52頁(yè)
文件大?。?/td> 0K
描述： IC ENCODER VID NTSC/PAL 40LFCSP
產(chǎn)品培訓(xùn)模塊： Interfacing AV Converters to Blackfin Processors
標(biāo)準(zhǔn)包裝： 1
類型： 視頻編碼器
應(yīng)用： 數(shù)碼相機(jī)，手機(jī)，便攜式視頻
電壓 - 電源，模擬： 2.8 V，3.3 V
安裝類型： 表面貼裝
封裝/外殼： 40-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 40-LFCSP-VQ（6x6）
包裝： 托盤
產(chǎn)品目錄頁(yè)面： 786 (CN2011-ZH PDF)
ADV7174/ADV7179
Rev. B | Page 32 of 52
MODE REGISTER 4 (MR4)
Bits:
MR47–MR40
Address:
SR4–SR0 = 04H
Mode Register 4 is an 8-bit-wide register. Figure 42 shows the various operations under the control of Mode Register 4.
MR41
MR40
MR47
MR42
MR44
MR43
MR45
MR46
OUTPUT SELECT
0
YC OUTPUT
1
RGB/YPbPr OUTPUT
MR40
RGB SYNC
0
DISABLE
1
ENABLE
MR42
PEDESTAL
CONTROL
0
PEDESTAL OFF
1
PEDESTAL ON
MR44
SLEEP MODE
CONTROL
0
DISABLE
1
ENABLE
MR46
ACTIVE VIDEO
FILTER CONTROL
0
DISABLE
1
ENABLE
MR45
MR47
(0)
ZERO SHOULD
BE WRITTEN TO
THIS BIT
VSYNC_3H
0
DISABLE
1
ENABLE
MR43
RGB/YUV
CONTROL
0
RGB OUTPUT
1
YPbPr OUTPUT
MR41
02980-A
-041
Figure 42. Mode Register 4
Table 14. MR4 Bit Description
Bit Name
Bit No.
Description
Output Select
MR40
This bit specifies if the part is in composite video or RGB/YPbPr mode.
RGB/YPbPr Control
MR41
This bit enables the output from the RGB DACs to be set to YPbPr output video standard.
RGB Sync
MR42
This bit is used to set up the RGB outputs with the sync information encoded on all RGB
outputs.
VSYNC_3H
MR43
When this bit is enabled (1) in slave mode, it is possible to drive the VSYNC active low
input for 2.5 lines in PAL mode and three lines in NTSC mode. When this bit is enabled in
master mode, the ADV7174/ADV7179 outputs an active low VSYNC signal for three lines
in NTSC mode and 2.5 lines in PAL mode.
Pedestal Control
MR44
This bit specifies whether a pedestal is to be generated on the NTSC composite video
signal. This bit is invalid if the ADV7174/ ADV7179 is configured in PAL mode.
Active Video Filter Control
MR45
This bit controls the filter mode applied outside the active video portion of the line. This
filter ensures that the sync rise and fall times are always on spec regardless of which luma
filter is selected. A Logic 1 enables this mode.
Sleep Mode Control
MR46
When this bit is set (1), sleep mode is enabled. With this mode enabled, the
ADV7174/ADV7179 power consumption is reduced to typically 200 nA. The I2C registers
can be written to and read from when the ADV7174/ADV7179 is in sleep mode. If MR46 is
set to a (0) when the device is in sleep mode, the ADV7174/ADV7179 comes out of sleep
mode and resumes normal operation. Also, if the RESET signal is applied during sleep
mode, the ADV7174/ADV7179 comes out of sleep mode and resumes normal operation.
Reserved
MR47
A Logic 0 should be written to this bit.
相關(guān)PDF資料
PDF描述
ADV7393BCPZ IC DAC VIDEO HDTV 10BIT 40LFCSP
VE-B7H-IW-B1 CONVERTER MOD DC/DC 52V 100W
VE-B74-IX-B1 CONVERTER MOD DC/DC 48V 75W
VE-B74-IW-B1 CONVERTER MOD DC/DC 48V 100W
VE-B73-IX-B1 CONVERTER MOD DC/DC 24V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7179KCPZ2 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179KCPZ-REEL 功能描述:IC ENCODER VID NTSC/PAL 40LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7179KCPZ-REEL2 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179WBCPZ 制造商:Analog Devices 功能描述:
ADV7179WBCPZ2 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*