參數(shù)資料
型號(hào): ADV7179
廠商: Analog Devices, Inc.
英文描述: Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
中文描述: 芯片級(jí)PAL / NTSC制式視頻編碼器與高級(jí)電源管理
文件頁(yè)數(shù): 26/52頁(yè)
文件大?。?/td> 488K
代理商: ADV7179
ADV7174/ADV7179
Stop and start conditions can be detected at any stage during the
data transfer. If these conditions are asserted out of sequence with
normal read and write operations, they cause an immediate
jump to the idle condition. During a given SCLOCK high period,
the user should issue only one start condition, one stop condition,
or a single stop condition followed by a single start condition. If
an invalid subaddress is issued by the user, the ADV7174/
ADV7179 cannot issue an acknowledge and returns to the idle
condition. If in auto-increment mode the user exceeds the
highest subaddress, the following action is taken:
1.
In read mode, the highest subaddress register contents
continues to be output until the master device issues a no-
acknowledge. This indicates the end of a read. A no-
acknowledge condition is when the SDATA line is not
pulled low on the ninth pulse.
2.
In write mode, the data for the invalid byte is not loaded
into any subaddress register, a no-acknowledge is issued by
the ADV7174/ADV7179, and the part returns to the idle
condition.
Rev. A | Page 26 of 52
Figure 35 illustrates an example of data transfer for a read
sequence and the start and stop conditions.
Figure 36 shows bus write and read sequences.
1–7
8
9
1
–7
8
9
1–7
8
9
P
S
START ADDR R/W ACK SUBADDRESS ACK
DATA
ACK
STOP
SDATA
SCLOCK
0
Figure 35. Bus Data Transfer
REGISTER ACCESSES
The MPU can write to or read from all of the ADV7174/
ADV7179 registers except the subaddress register, which is a
write-only register. The subaddress register determines which
register the next read or write operation accesses. All commu-
nications with the part through the bus start with an access to
the subaddress register. A read/write operation is performed
from to the target address, which then increments to the next
address until a stop command on the bus is performed.
DATA
A(S)
S
SLAVE ADDR
A(S)
SUB ADDR
A(S)
LSB = 0
LSB = 1
DATA
P
S
SLAVE ADDR
A(S)
SUB ADDR
A(S) S
SLAVE ADDR
A(S)
DATA
A(M)
DATA
P
WRITE
SEQUENCE
READ
SEQUENCE
A(S) = NO-ACKNOWLEDGE BY SLAVE
A(M) = NO-ACKNOWLEDGE BY MASTER
A(S) = ACKNOWLEDGE BY SLAVE
A(M) = ACKNOWLEDGE BY MASTER
S = START BIT
P = STOP BIT
A(S)
A(M)
0
Figure 36. Write and Read Sequences
相關(guān)PDF資料
PDF描述
ADV7179BCP Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179BCP-REEL Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179KCP Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179KCP-REEL Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7175A High Quality, 10-Bit, Digital CCIR-601 to PAL/NTSC Video Encoder
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7179BCP 制造商:Analog Devices 功能描述:Video Encoder 3DAC 10-Bit 40-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC VIDEO ENCODER
ADV7179BCP1 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179BCP-REEL 制造商:Analog Devices 功能描述:Video Encoder 3DAC 10-Bit 40-Pin LFCSP EP T/R
ADV7179BCP-REEL1 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179BCPZ 功能描述:IC ENCODER VID NTSC/PAL 40LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799