參數(shù)資料
型號: ADV7152LS170
廠商: ANALOG DEVICES INC
元件分類: 顯示控制器
英文描述: CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC
中文描述: PALETTE-DAC DSPL CTLR, PQFP100
封裝: PLASTIC, QFP-100
文件頁數(shù): 24/32頁
文件大小: 454K
代理商: ADV7152LS170
ADV7152
–24–
REV. B
APPE NDIX 1
BOARD DE SIGN AND LAY OUT CONSIDE RAT IONS
It is important to note that while the ADV7152 contains cir-
cuitry to reject power supply noise, this rejection decreases with
frequency. If a high frequency switching power supply is used,
the designer should pay close attention to reducing power sup-
ply noise and consider using a three terminal voltage regulator
for supplying power to the analog power plane.
Digital Signal Interconnect
T
he digital inputs to the ADV7152 should be isolated as much
as possible from the analog outputs and other analog circuitry.
Also, these input signals should not overlay the analog power
plane.
Due to the high clock rates involved, long clock lines to the
ADV7152 should be avoided to reduce noise pickup.
Any active termination resistors for the digital inputs should be
connected to the regular PCB power plane (V
CC
), and not the
analog power plane.
Analog Signal Interconnect
T he ADV7152 should be located as close as possible to the out-
put connectors to minimize noise pick-up and reflections due to
impedance mismatch.
T he video output signals should overlay the ground plane, and
not the analog power plane, to maximize the high frequency
power supply rejection.
Digital Inputs, especially Pixel Data Inputs and clocking signals
(CLOCK , LOADOUT , LOADIN, etc.) should never overlay
any of the analog signal circuitry and should be kept as far away
as possible.
For best performance, the analog outputs (IOR, IOG, IOB)
should each have a 75
load resistor connected to GND.
T hese resistors should be placed as close as possible to the
ADV7152 so as to minimize reflections. Normally, the differen-
tial analog outputs (
IOR
,
IOG
,
IO
B) are connected directly to
GND. In some applications, improvements in performance are
achieved by terminating these differential outputs with a resis-
tive load similar in value to the video load. For a doubly termi-
nated 75
load, this means that
IOR
,
IOG
,
IOB
are each
terminated with 37.5
resistors.
T he ADV7152 is a highly integrated circuit containing both
precision analog and high speed digital circuitry. It has been
designed to minimize interference effects on the integrity of the
analog circuitry by the high speed digital circuitry. It is impera-
tive that these same design and layout techniques be applied to
the system level design such that high speed, accurate perfor-
mance is achieved. T he “Recommended Analog Circuit Layout”
shows the analog interface between the device and monitor.
T he layout should be optimized for lowest noise on the ADV7152
power and ground lines by shielding the digital inputs and pro-
viding good decoupling. T he lead length between groups of V
AA
and GND pins should by minimized so as to minimize inductive
ringing.
Ground Planes
T he ground plane should encompass all ADV7152 ground pins,
voltage reference circuitry, power supply bypass circuitry for the
ADV7152, the analog output traces, and all the digital signal
traces leading up to the ADV7152. T he ground plane is the
graphics board’s common ground plane.
Power Planes
T he ADV7152 and any associated analog circuitry should have
its own power plane, referred to as the analog power plane (V
AA
).
T his power plane should be connected to the regular PCB
power plane (V
CC
) at a single point through a ferrite bead. T his
bead should be located within three inches of the ADV7152.
T he PCB power plane should provide power to all digital logic
on the PC board, and the analog power plane should provide
power to all ADV7152 power pins and voltage reference circuitry.
Plane-to-plane noise coupling can be reduced by ensuring that
portions of the regular PCB power and ground planes do not
overlay portions of the analog power plane, unless they can be
arranged such that the plane-to-plane noise is common mode.
Supply Decoupling
For optimum performance, bypass capacitors should be installed
using the shortest leads possible, consistent with reliable opera-
tion, to reduce the lead inductance. Best performance is obtained
with 0.1
μ
F ceramic capacitor decoupling. Each group of V
AA
pins on the ADV7152 must have at least one 0.1
μ
F decoupling
capacitor to GND. T hese capacitors should be placed as close
as possible to the device.
相關(guān)PDF資料
PDF描述
ADV7152LS220 CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC
ADV7160 96-Bit, 220 MHz True-Color Video RAM-DAC(96位,220MHz,真彩色視頻RAM-D/A轉(zhuǎn)換器)
ADV7162 96-Bit, 220 MHz True-Color Video RAM-DAC(96位,220MHz,真彩色視頻RAM-D/A轉(zhuǎn)換器)
ADV7162KS140 96-Bit, 220 MHz True-Color Video RAM-DAC
ADV7162KS170 96-Bit, 220 MHz True-Color Video RAM-DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7152LS220 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:PALETTE-DAC DSPL CTLR, PQFP100
ADV7152LS85 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC
ADV7160 制造商:AD 制造商全稱:Analog Devices 功能描述:96-Bit, 220 MHz True-Color Video RAM-DAC
ADV7160KS140 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:220 MHZ VIDEO RAM DAC I.C. - Bulk
ADV7160KS170 制造商:Analog Devices 功能描述:DAC 3-CH Segment 10-bit 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:220 MHZ VIDEO RAM DAC I.C. - Bulk