參數(shù)資料
型號(hào)： ADV601JS
廠商： ANALOG DEVICES INC
元件分類： 消費(fèi)家電
英文描述： Low Cost Multiformat Video Codec
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP160
封裝： PLASTIC, QFP-160
文件頁數(shù)： 45/52頁
文件大?。?/td> 606K
代理商： ADV601JS
ADV601
–45–
REV. 0
Host Interface (Indirect Address, Indirect Register Data, and Interrupt Mask/Status) Register Timing
The diagrams in this section show transfer timing for host read and write accesses to all of the ADV601’s direct registers, except the
Compressed Data register. Accesses to the Indirect Address, Indirect Register Data, and Interrupt Mask/Status registers are
slower
than access timing for the Compressed Data register. For information on access timing for the Compressed Data direct register, see
the Host Interface (Compressed Data) Register Timing section. Note that for accesses to the Indirect Address, Indirect Register
Data and Interrupt Mask/Status registers, your system
MUST
observe
ACK
and
RD
or
WR
assertion timing.
Table XXXIII. Host (Indirect Address, Indirect Data, and Interrupt Mask/Status) Read Timing Parameters
Parameter
Description
Min
Max
Unit
t
RD_D_RDC
t
RD_D_PWA
t
RD_D_PWD
t
ADR_D_RDS
t
ADR_D_RDH
t
DATA_D_RDD
t
DATA_D_RDOH
t
RD_D_WRT
t
ACK_D_RDD
t
ACK_D_RDOH
RD
Signal, Direct Register, Read Cycle Time (at 27 MHz VCLK)
RD
Signal, Direct Register, Pulse Width Asserted (at 27 MHz VCLK)
RD
Signal, Direct Register, Pulse Width Deasserted (at 27 MHz VCLK)
ADR Bus, Direct Register, Read Setup
ADR Bus, Direct Register, Read Hold
DATA Bus, Direct Register, Read Delay
DATA Bus, Direct Register, Read Output Hold (at 27 MHz VCLK)
WR
Signal, Direct Register, Read-to-Write Turnaround (at 27 MHz VCLK)
ACK
Signal, Direct Register, Read Delayed 27 MHz VCLK)
ACK
Signal, Direct Register, Read Output Hold (at 27 MHz VCLK)
N/A
1
N/A
1
5
2
2
N/A
13
48.7
4
8.6
11
N/A
N/A
N/A
N/A
N/A
171.6
2, 3
N/A
N/A
287.1
5, 6
N/A
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
1
RD
input must be asserted (low) until ACK is asserted (low).
2
Maximum t
DATA_D_RDD
varies with VCLK according to the formula: t
DATA_D_RDD
(MAX)
= 4 (VCLK Period) +16.
3
During STATS_R deasserted (low) conditions, t
DATA_D_RDD
may be as long as 52 VCLK periods.
4
Minimum t
RD_D_WRT
varies with VCLK according to the formula: t
RD_D_WRT
(MIN)
= 1.5 (VCLK Period) –4.1.
5
Maximum t
ACK_D_RDD
varies with VCLK according to formula: t
ACK_D_RDD (MAX)
= 7 (VCLK Period) +14.8.
6
During STATS_R deasserted (low) conditions, t
ACK_D_RDD
may be as long as 52 VCLK periods.
VALID
VALID
VALID
VALID
(I) ADR,
BE
,
CS
(I)
RD
(O) DATA
(O)
ACK
(I)
WR
t
ADR_D_RDS
t
ACK_D_RDOH
t
RD_D_RDC
t
RD_D_PWA
t
RD_D_PWD
t
ADR_D_RDH
t
DATA_D_RDD
t
DATA_D_RDOH
t
RD_D_WRT
t
ACK_D_RDD
Figure 37. Host (Indirect Address, Indirect Register Data, and Interrupt Mask/Status) Read Transfer Timing
相關(guān)PDF資料
PDF描述
ADV601LC Ultralow Cost Video Codec
ADV601LCJST Ultralow Cost Video Codec
ADV7120KP30 CMOS 80 MHz, Triple 8-Bit Video DAC
ADV7120 CMOS 80 MHz, Triple 8-Bit Video DAC
ADV7120KP50 CMOS 80 MHz, Triple 8-Bit Video DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV601JS12 制造商:Analog Devices 功能描述:Multiformat Video Codec 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:DIGITAL VIDEO CODEC REV 1.2 - Bulk
ADV601LC 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Cost Video Codec
ADV601LCERAG1266B-0.5 制造商:Analog Devices 功能描述:
ADV601LCJST 制造商:Analog Devices 功能描述:Ultralow Cost Video Codec 120-Pin LQFP 制造商:Analog Devices 功能描述:IC VIDEO CODEC
ADV601LCJSTRL 制造商:Analog Devices 功能描述:Ultralow Cost Video Codec 120-Pin LQFP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*