參數(shù)資料
型號： ADUC847BCPZ62-5
廠商： Analog Devices Inc
文件頁數(shù)： 95/108頁
文件大?。?/td> 0K
描述： IC MCU FLASH W/24BIT ADC 56-CSP
標準包裝： 1
系列： MicroConverter® ADuC8xx
核心處理器： 8052
芯體尺寸： 8-位
速度： 12.58MHz
連通性： I²C，SPI，UART/USART
外圍設備： POR，PSM，PWM，溫度傳感器，WDT
輸入/輸出數(shù)： 34
程序存儲器容量： 62KB（62K x 8）
程序存儲器類型： 閃存
EEPROM 大?。?/td> 4K x 8
RAM 容量： 2.25K x 8
電壓 - 電源 (Vcc/Vdd)： 4.75 V ~ 5.25 V
數(shù)據(jù)轉換器： A/D 10x24b; D/A 1x12b，2x16b
振蕩器型： 內部
工作溫度： -40°C ~ 85°C
封裝/外殼： 56-VFQFN 裸露焊盤，CSP
包裝： 托盤
配用： EVAL-ADUC847QSZ-ND - KIT DEV QUICK START FOR ADUC847
Data Sheet
ADuC845/ADuC847/ADuC848
Rev. C | Page 87 of 108
HARDWARE DESIGN CONSIDERATIONS
This section outlines some of the key hardware design
considerations that must be addressed when integrating the
ADuC845/ADuC847/ADuC848 into any hardware system.
EXTERNAL MEMORY INTERFACE
In addition to their internal program and data memories, the
parts can access up to 16 Mbytes of external data memory
(SRAM). No external program memory access is available.
To begin executing code, tie the EA (external access) pin high.
When EA is high (pulled up to VDD—see Figure 70), user
program execution starts at Address 0 in the internal 62-kbyte
Flash/EE code space. When executing from internal code space,
accesses to the program space above F7FFH (62 kbytes) are read
as NOP instructions.
Note that a second very important function of the EA pin is
described in the Single-Pin Emulation Mode section under the
Figure 62 shows a hardware configuration for accessing up to
64 kbytes of external data memory. This interface is standard to
any 8051-compatible MCU.
LATCH
SRAM
OE
A8–A15
A0–A7
D0–D7
(DATA)
ADuC845/
ADuC847/
ADuC848
RD
P2
ALE
P0
WE
WR
04741-059
Figure 62. External Data Memory Interface (64-kbyte Address Space)
If access to more than 64 kbytes of RAM is desired, a feature
unique to the MicroConverter allows addressing up to 16 Mbytes
of external RAM simply by adding another latch as shown in
LATCH
P2
ALE
P0
LATCH
SRAM
A8–A15
A0–A7
D0–D7
(DATA)
A16–A23
OE
RD
WE
WR
ADuC845/
ADuC847/
ADuC848
04741-060
Figure 63. External Data Memory Interface (16-Mbtye Address Space)
In either implementation, Port 0 (P0) serves as a multiplexed
address/data bus. It emits the low byte of the data pointer (DPL)
as an address, which is latched by ALE prior to data being placed
on the bus by the parts (write operation) or the external data
memory (read operation). Port 2 (P2) provides the data pointer
page byte (DPP) to be latched by ALE, followed by the data
pointer high byte (DPH). If no latch is connected to P2, DPP is
ignored by the SRAM, and the 8051 standard of 64-kbyte external
data memory access is maintained.
The following example shows the code used to write data to
external data memory.
MOV DPP, #10h ;Set addr to 100000h
MOV DPH, #00h
MOV DPL, #00h
MOV A,
#'B' ;Write Char ‘B’ (42h)
MOVX @DPTR,A
;Move to DPP:DPH:DPL addr
POWER SUPPLIES
The parts’ operational power supply voltage range is 2.7 V to
5.25 V. Although the guaranteed data sheet specifications are
given only for power supplies within 2.7 V to 3.6 V and 4.75 V
to 5.25 V (±5% of the nominal 5 V level), the chip functions
equally well at any power supply level between 2.7 V and 5.25 V.
Separate analog and digital power supply pins (AVDD and DVDD,
respectively) allow AVDD to be kept relatively free of the noisy
digital signals often present on a system DVDD line. In this mode,
the part can also operate with split supplies, that is, using different
voltage supply levels for each supply. For example, the system
can be designed to operate with a DVDD voltage level of 3 V and
the AVDD level can be at 5 V, or vice versa, if required. A typical
split-supply configuration is shown in Figure 64.
DIGITAL SUPPLY
ANALOG SUPPLY
DVDD
AGND
AVDD
DGND
–
+
–
+
0.1
F
0.1
F
10
F
10
F
ADuC845/
ADuC847/
ADuC848
04741-061
6
5
4
22
36
51
50
38
37
23
Figure 64. External Dual-Supply Connections
(56-Lead LFCSP Pin Numbering)
As an alternative to providing two separate power supplies,
AVDD can be kept quiet by placing a small series resistor and/or
ferrite bead between it and DVDD, and then decoupling AVDD
separately to ground. An example of this configuration is shown
in Figure 65. In this configuration, other analog circuitry (such
相關PDF資料
PDF描述
ADV202BBCZ-135 IC CODEC VIDEO 135MHZ 144CSPBGA
ADV212BBCZ-115 IC CODEC VID JPEG 2000 121CSPBGA
ADV3002BSTZ-RL IC SWITCH HDMI/DVI 4:1 80-LQFP
ADV3003ACPZ-R7 IC EQUALZR HDMI/DVI TMDS 40LFCSP
ADV3200ASWZ IC CROSSPOINT SWIT 32X32 176LQFP
相關代理商/技術參數(shù)
參數(shù)描述
ADUC847BCPZ8-3 功能描述:IC MCU FLASH W/24BIT ADC 56-CSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設備:欠壓檢測/復位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉換器:- 振蕩器型:內部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC847BCPZ8-5 功能描述:IC MCU FLASH W/24BIT ADC 56-CSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設備:欠壓檢測/復位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉換器:- 振蕩器型:內部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC847BS32-3 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 12.85MHZ 3.3V 52MQFP - Bulk
ADUC847BS32-5 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:
ADUC847BS62-3 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 12.85MHZ 3.3V 52MQFP - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*