參數(shù)資料
型號: ADSP-2185LBST-115
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號處理
英文描述: DSP Microcomputer
中文描述: 24-BIT, 26.3 MHz, OTHER DSP, PQFP100
封裝: MS-026BED, LQFP-100
文件頁數(shù): 20/31頁
文件大小: 223K
代理商: ADSP-2185LBST-115
REV. A
ADSP-2185L
–20–
Parameter
Min
Max
Unit
Bus Request–Bus Grant
Timing Requirements
:
t
BH
t
BS
BR
Hold after CLKOUT High
1
BR
Setup before CLKOUT Low
1
0.25t
CK
+ 2
0.25t
CK
+ 17
ns
ns
Switching Characteristics
:
t
SD
t
SDB
t
SE
t
SEC
t
SDBH
t
SEH
CLKOUT High to
xMS
,
RD
,
WR
Disable
xMS
,
RD
,
WR
Disable to
BG
Low
BG
High to
xMS
,
RD
,
WR
Enable
xMS
,
RD
,
WR
Enable to CLKOUT High
xMS
,
RD
,
WR
Disable to
BGH
Low
2
BGH
High to
xMS
,
RD
,
WR
Enable
2
0.25t
CK
+ 10
ns
ns
ns
ns
ns
ns
0
0
0.25t
CK
– 7
0
0
NOTES
xMS
=
PMS
,
DMS
,
CMS
,
IOMS
,
BMS
.
1
BR
is an asynchronous signal. If
BR
meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise the signal will be recognized on
the following cycle. Refer to the
ADSP-2100 Family User’s Manual
,
Third Edition
for
BR
/
BG
cycle relationships.
2
BGH
is asserted when the bus is granted and the processor requires control of the bus to continue.
CLKOUT
t
SD
t
SDB
t
SE
t
SEC
t
SDBH
t
SEH
t
BS
BR
t
BH
CLKOUT
PMS
,
DMS
BMS
,
RD
WR
BG
BGH
Figure 21. Bus Request–Bus Grant
相關(guān)PDF資料
PDF描述
ADSP-2185BST-133 DSP Microcomputer
ADSP-2185LBST-133 DSP Microcomputer
ADSP-2185KST-115 DSP Microcomputer
ADSP-2185KST-133 DSP Microcomputer
ADSP-2185NKST-320 DSP Microcomputer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2185L-BST-133 制造商:Analog Devices 功能描述:
ADSP-2185LBST-133 制造商:Rochester Electronics LLC 功能描述:3.3V 16BIT DSP,33MIPS,16KWRDSPM/DM,100TQ - Bulk 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT
ADSP-2185LBST-160 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 40MHz 40MIPS 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:16K/16K 16 BIT DSP 40 MIPS 3.3 V - Bulk
ADSP-2185LBST-210 制造商:Rochester Electronics LLC 功能描述:16K/16K 16 BIT DSP 52 MIPS 3.3V - Bulk
ADSP-2185LBSTZ-1332 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer