參數(shù)資料
型號: ADSP-21469KBCZ-4
廠商: Analog Devices Inc
文件頁數(shù): 37/72頁
文件大?。?/td> 0K
描述: IC DSP 32/40BIT 450MHZ 324BGA
產(chǎn)品變化通告: Pin Function Change 08/Mar/2012
標準包裝: 1
系列: SHARC®
類型: 浮點
接口: DAI,DPI,EBI/EMI,I²C,SCI,SPI,SSP,UART/USART
時鐘速率: 450MHz
非易失內(nèi)存: 外部
芯片上RAM: 5Mb
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.10V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 324-BGA,CSPBGA
供應(yīng)商設(shè)備封裝: 324-CSPBGA
包裝: 托盤
Rev. 0
|
Page 42 of 72
|
June 2010
ADSP-21469
Table 38. Serial Ports—External Late Frame Sync
Parameter
Min
Max
Unit
Switching Characteristics
tDDTLFSE
1
Data Delay from Late External Transmit Frame Sync or External
Receive Frame Sync with MCE = 1, MFD = 0
7.75
ns
tDDTENFS
1
Data Enable for MCE = 1, MFD = 0
0.5
ns
1 The tDDTLFSE and tDDTENFS parameters apply to left-justified as well as DSP serial mode, and MCE = 1, MFD = 0.
Figure 27. External Late Frame Sync
DRIVE
SAMPLE
EXTERNAL RECEIVE FS WITH MCE = 1, MFD = 0
2ND BIT
DAI_P20–1
(SCLK)
DAI_P20–1
(FS)
DAI_P20–1
(DATA CHANNEL
A/B)
1ST BIT
DRIVE
tDDTE/I
tHDTE/I
tDDTLFSE
tDDTENFS
tSFSE/I
DRIVE
SAMPLE
LATE EXTERNAL TRANSMIT FS
2ND BIT
DAI_P20–1
(SCLK)
DAI_P20–1
(FS)
DAI_P20–1
(DATA CHANNEL
A/B)
1ST BIT
DRIVE
tDDTE/I
tHDTE/I
tDDTLFSE
tDDTENFS
tSFSE/I
tHFSE/I
相關(guān)PDF資料
PDF描述
TAJB105M035ANJ CAP TANT 1UF 35V 20% 1210
YNV12T05-G CONVERTER DC-DC 12V 5A SIP
VE-2W1-CY-F3 CONVERTER MOD DC/DC 12V 50W
ADSP-21469KBCZ-3 IC DSP 32/40BIT 400MHZ 324BGA
DS1620S+ IC THERMOMETER/STAT DIG 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP21469KBCZENG 制造商:Analog Devices 功能描述:
ADSP-21469KBCZ-ENG 制造商:Analog Devices 功能描述:FXD PT PROC - Trays
ADSP-21469KBCZ-X 制造商:Analog Devices 功能描述:FXD PT PROC - Trays
ADSP-21469KBZ-EN 制造商:Analog Devices 功能描述:
ADSP-21469KBZ-ENG 制造商:Analog Devices 功能描述:DSP FLOATING PT 32-BIT/40-BIT 450MHZ 450MIPS - Trays