- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374033 > ADSP-21262SBBC-150 (ANALOG DEVICES INC) Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | ADSP-21262SBBC-150 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Embedded Processor |
| 中文描述： | 16-BIT, 50 MHz, OTHER DSP, PBGA136 |
| 封裝： | MO-205AE, BGA-136 |
| 文件頁數(shù)： | 38/48頁 |
| 文件大?。?/td> | 401K |
| 代理商： | ADSP-21262SBBC-150 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Rev. B
|
Page 38 of 48
|
August 2005
ADSP-21262
OUTPUT DRIVE CURRENTS
Figure 28
shows typical I-V characteristics for the output driv-
ers of the ADSP-21262. The curves represent the current drive
capability of the output drivers as a function of output voltage.
TEST CONDITIONS
The ac signal specifications (timing parameters) appear in
Table 10 on Page 19
through
Table 31 on Page 36
. These include
output disable time, output enable time, and capacitive loading.
Timing is measured on signals when they cross the 1.5 V level as
described in
Figure 30
. All delays (in nanoseconds) are mea-
sured between the point that the first signal reaches 1.5 V and
the point that the second signal reaches 1.5 V.
CAPACITIVE LOADING
Output delays and holds are based on standard capacitive loads:
30 pF on all pins (see
Figure 29
).
Figure 32
shows graphically
how output delays and holds vary with load capacitance (note
that this graph or derating does not apply to output disable
delays). The graphs of
Figure 31
,
Figure 32
, and
Figure 33
may
not be linear outside the ranges shown for Typical Output Delay
vs. Load Capacitance and Typical Output Rise Time (20%–80%,
V=Min) vs. Load Capacitance.
Figure 28. Typical Drive
Figure 29. Equivalent Device Loading for AC Measurements
(Includes All Fixtures)
Figure 30. Voltage Reference Levels for AC Measurements
SWEEP(VDDEXT) VOLTAGE (V)
–20
0
3.5
0.5
1
1.5
2
2.5
3
0
–40
–30
20
40
–10
S
VOL
3.11V, 125°C
3.3V, 25°C
3.47V, –45°C
VOH
30
10
3.11V, 125°C
3.3V, 25°C
3.47V, –45°C
1.5V
30pF
TO
OUTPUT
PIN
50
INPUT
OR
OUTPUT
1.5V
1.5V
Figure 31. Typical Output Rise Time
(20%–80%, V
DDEXT
= Max)
Figure 32. Typical Output Rise/Fall Time
(20%–80%, V
DDEXT
= Min)
LOAD CAPACITANCE (pF)
8
0
0
100
250
12
4
2
10
6
R
200
150
50
FALL
y = 0.0467x + 1.6323
y = 0.045x + 1.524
RISE
LOAD CAPACITANCE (pF)
12
0
50
100
150
200
250
10
8
6
4
R
2
0
RISE
FALL
y = 0.049x + 1.5105
y = 0.0482x + 1.4604
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-21262SBBCZ150 | Embedded Processor |
| ADSP-21262SKSTZ200 | SHARC Processor |
| ADSP-21262 | SHARC Processor |
| ADSP-21262SKBC-200 | SHARC Processor |
| ADSP-21262SKBCZ200 | SHARC Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21262SBBCZ150 | 功能描述:IC DSP 32BIT 150MHZ 136-CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-21262SKATZ-200 | 制造商:Analog Devices 功能描述: |
| ADSP-21262SKBC-200 | 功能描述:IC DSP 32BIT 200MHZ 136-CSPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21262SKBC200R | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 200MHz 200MIPS 136-Pin CSP-BGA T/R |
| ADSP-21262SKBC-200X | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。