參數(shù)資料
型號(hào)： ADSP-21061LKS-160
廠商： ANALOG DEVICES INC
元件分類： 數(shù)字信號(hào)處理
英文描述： ADSP-2106x SHARC DSP Microcomputer Family
中文描述： 48-BIT, 40 MHz, OTHER DSP, PQFP240
封裝： MQFP-240
文件頁數(shù)： 32/47頁
文件大小： 367K
代理商： ADSP-21061LKS-160
–32–
ADSP-21061/ADSP-21061L
REV. B
ADSP-21061 (5 V)
Min
ADSP-21061L (3.3 V)
Min
Parameter
Max
Max
Unit
Timing Requirements:
t
SDRLC
t
SDRHC
t
WDR
t
SDATDGL
t
HDATIDG
t
DATDRH
t
DMARLL
t
DMARH
Switching Characteristics:
t
DDGL
DMAG
x Low Delay after CLKIN
t
WDGH
DMAG
x High Width
t
WDGL
DMAG
x Low Width
t
HDGC
DMAG
x High Delay after CLKIN
t
DADGH
Address Select Valid to
DMAG
x High
t
DDGHA
Address Select Hold to
DMAG
x High
t
VDATDGH
Data Valid before
DMAG
x High
3
t
DATRDGH
Data Disable after
DMAG
x High
4
t
DGWRL
WR
Low before
DMAG
x Low
t
DGWRH
DMAG
x Low before
WR
High
t
DGWRR
WR
High before
DMAG
x High
t
DGRDL
RD
Low before
DMAG
x Low
t
DRDGH
RD
Low before
DMAG
x High
t
DGRDR
RD
High before
DMAG
x High
t
DGWR
DMAG
x High to
WR
,
RD
,
DMAG
x Low
DMAR
x Low Setup before CLKIN
1
DMAR
x High Setup before CLKIN
1
DMAR
x Width Low (Nonsynchronous)
Data Setup after
DMAG
x Low
2
Data Hold after
DMAG
x High
Data Valid after
DMAR
x High
2
DMAG
x Low Edge to Low Edge
DMAG
x Width High
5
5
6
5
5
6
ns
ns
ns
ns
ns
ns
ns
ns
10 + 5DT/8
10 + 5DT/8
2
2
16 + 7DT/8
16 + 7DT/8
23 + 7DT/8
6
23.5 + 7DT/8
6
9 + DT/4
6 + 3DT/8
12 + 5DT/8
–2 – DT/8
17 + DT
–0.5
8 + 9DT/16
0
0
10 + 5DT/8 + W
1 + DT/16
0
11 + 9DT/16 + W
0
5 + 3DT/8 + HI
15 + DT/4
9 + DT/4
6 + 3DT/8
12 + 5DT/8
–2 – DT/8
17 + DT
–1.0
8 + 9DT/16
0
0
10 + 5DT/8 + W
1 + DT/16
0
11 + 9DT/16 + W
0
5 + 3DT/8 + HI
15 + DT/4
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
6 – DT/8
6 – DT/8
7
2
7
2
3 + DT/16
2
3 + DT/16
2
3
3
W = (number of wait states specified in WAIT register)
×
t
CK
.
HI = t
CK
(if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
NOTES
1
Only required for recognition in the current cycle.
2
t
is the data setup requirement if
DMAR
x is not being used to hold off completion of a write. Otherwise, if
DMAR
x low holds off completion of the write, the
data can be driven t
after
DMAR
x is brought high.
3
t
VDATDGH
is valid if
DMAR
x is not being used to hold off completion of a read. If
DMAR
x is used to prolong the read, then t
VDATDGH
= 8 + 9DT/16 + (n
×
t
CK
) where
n
4
See
System Hold Time Calculation
under Test Conditions for calculation of hold times given capacitive and dc loads.
transfer is controlled by ADDR
31-0
,
RD
,
WR
,
MS
3-0
and ACK
(not
DMAG
). For Paced Master mode, the Memory Read–Bus
Master, Memory Write–Bus Master, and Synchronous Read/
Write–Bus Master timing specifications for ADDR
31-0
,
RD
,
WR
,
MS
3-0
,
SW
, PAGE, DATA
47-0
and ACK also apply.
DMA Handshake
These specifications describe the three DMA handshake modes.
In all three modes DMAR is used to initiate transfers. For hand-
shake mode, DMAG controls the latching or enabling of data
externally. For external handshake mode, the data transfer is
controlled by the ADDR
31-0
,
RD
,
WR
,
SW
, PAGE,
MS
3-0
,
ACK and
DMAG
signals. For Paced Master mode, the data
相關(guān)PDF資料
PDF描述
ADSP-21061LKS-176 ADSP-2106x SHARC DSP Microcomputer Family
ADSP-21062CS-160 ADSP-2106x SHARC DSP Microcomputer Family
ADSP-21062KS-133 ADSP-2106x SHARC DSP Microcomputer Family
ADSP-21062KS-160 ADSP-2106x SHARC DSP Microcomputer Family
ADSP-21062LKS-133 ADSP-2106x SHARC DSP Microcomputer Family
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21061LKS-176 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 44MHz 44MIPS 240-Pin MQFP Tray 制造商:Rochester Electronics LLC 功能描述:ADSP-21061L 44HZ, 3V SHARC - Bulk
ADSP-21061LKSZ-160 功能描述:IC DSP CONTROLLER 1MBIT 240MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21061LKSZ-176 功能描述:IC DSP CONTROLLER 1MBIT 240MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP21062 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer Family
ADSP-21062 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2106x SHARC DSP Microcomputer Family
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*