參數(shù)資料
型號(hào): ADSP-21061LKB-160
廠商: Analog Devices Inc
文件頁(yè)數(shù): 26/52頁(yè)
文件大?。?/td> 0K
描述: IC DSP CONTROLLER 32BIT 225BGA
產(chǎn)品培訓(xùn)模塊: SHARC Processor Overview
標(biāo)準(zhǔn)包裝: 1
系列: SHARC®
類型: 浮點(diǎn)
接口: 同步串行端口(SSP)
時(shí)鐘速率: 40MHz
非易失內(nèi)存: 外部
芯片上RAM: 128kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 3.30V
工作溫度: 0°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 225-BBGA
供應(yīng)商設(shè)備封裝: 225-PBGA
包裝: 托盤
Rev. D | Page 32 of 52 | May 2013
Asynchronous Read/Write—Host to ADSP-21061
Use these specifications for asynchronous host processor
accesses of an ADSP-21061, after the host has asserted CS and
HBR (low). After HBG is returned by the ADSP-21061, the host
can drive the RD and WR pins to access the ADSP-21061’s
internal memory or IOP registers. HBR and HBG are assumed
low for this timing.
Table 17. Read Cycle
5 V and 3.3 V
Unit
Parameter
Min
Max
Timing Requirements
tSADRDL
Address Setup/CS Low Before RD Low1
0ns
tHADRDH
Address Hold/CS Hold Low After RD
0ns
tWRWH
RD/WR High Width
6
ns
tDRDHRDY
RD High Delay After REDY (O/D) Disable
0
ns
tDRDHRDY
RD High Delay After REDY (A/D) Disable
0
ns
Switching Characteristics
tSDATRDY
Data Valid Before REDY Disable from Low
2
ns
tDRDYRDL
REDY (O/D) or (A/D) Low Delay After RD Low2
10
ns
tRDYPRD
REDY (O/D) or (A/D) Low Pulsewidth for Read
45 + DT
ns
tHDARWH
Data Disable After RD High
2
8
ns
1 Not required if RD and address are valid t
HBGRCSV after HBG goes low. For first access after HBR asserted, ADDR31-0 must be a non-MMS value 1/2 tCLK before RD or WR goes
low or by tHBGRCSV after HBG goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted. See the “Host Processor Control of the
ADSP-21061” section in the ADSP-2106x SHARC User’s Manual.
2 For the ADSP-21061L (3.3 V), this specification is 13.5 ns max.
Table 18. Write Cycle
5 V and 3.3 V
Unit
Parameter
Min
Max
Timing Requirements
tSCSWRL
CS Low Setup Before WR Low
0
ns
tHCSWRH
CS Low Hold After WR High
0
ns
tSADWRH
Address Setup Before WR High
5
ns
tHADWRH
Address Hold After WR High
2
ns
tWWRL
WR Low Width
8
ns
tWRWH
RD/WR High Width
6
ns
tDWRHRDY
WR High Delay After REDY (O/D) or (A/D) Disable
0
ns
tSDATWH
Data Setup Before WR High
50 MHz, tCK = 20 ns1
3
2.5
ns
tHDATWH
Data Hold After WR High
1
ns
Switching Characteristics
tDRDYWRL
REDY (O/D) or (A/D) Low Delay After WR/CS Low2
11
ns
tRDYPWR
REDY (O/D) or (A/D) Low Pulsewidth for Write
15
ns
tSRDYCK
REDY (O/D) or (A/D) Disable to CLKIN
1 + 7DT/16
8 + 7DT/16 ns
1 This specification applies to the ADSP-21061KS-200 (5 V, 50 MHz) operating at t
CK < 25 ns. For all other devices, use the preceding timing specification of the same name.
2 For the ADSP-21061L (3.3 V), this specification is 13.5 ns max.
相關(guān)PDF資料
PDF描述
GBM10DTKT-S288 CONN EDGECARD 20POS .156 EXTEND
HWS300-5 PWR SUP IND 5V 60A SNG OUTPUT
VI-B2Y-CX-F4 CONVERTER MOD DC/DC 3.3V 49.5W
VI-B2Y-CX-F1 CONVERTER MOD DC/DC 3.3V 49.5W
TAJY107M016RNJ CAP TANT 100UF 16V 20% 2917
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21061LKB-176 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer Family
ADSP-21061LKBZ-160 功能描述:IC DSP CONTROLLER 32BIT 225-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP21061LKS160 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 40MHz 40MIPS 240-Pin MQFP Tray
ADSP-21061LKS-160 制造商:Rochester Electronics LLC 功能描述:ADSP-21061 1MBIT,40MHZ, 3V SHARC - Bulk 制造商:Analog Devices 功能描述:IC SHARC DSP 40MHZ 21061 MQFP240
ADSP-21061LKS-176 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 44MHz 44MIPS 240-Pin MQFP Tray 制造商:Rochester Electronics LLC 功能描述:ADSP-21061L 44HZ, 3V SHARC - Bulk