參數(shù)資料
型號： ADSP-2105BP-80
廠商： Analog Devices Inc
文件頁數(shù)： 13/64頁
文件大?。?/td> 0K
描述： IC DSP CONTROLLER 16BIT 68PLCC
標準包裝： 19
系列： ADSP-21xx
類型： 定點
接口： 同步串行端口（SSP）
時鐘速率： 20MHz
非易失內(nèi)存： 外部
芯片上RAM： 3kB
電壓 - 輸入/輸出： 5.00V
電壓 - 核心： 5.00V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 68-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 68-PLCC（24.23x24.23）
包裝： 管件
ADSP-21xx
–20–
REV. B
TEST CONDITIONS
Figure 14 shows voltage reference levels for ac measurements.
Figure 14. Voltage Reference Levels for AC Measurements
(Except Output Enable/Disable)
Output Disable Time
Output pins are considered to be disabled when they have
stopped driving and started a transition from the measured
output high or low voltage to a high impedance state. The
output disable time (tDIS) is the difference of tMEASURED and
tDECAY, as shown in Figure 15. The time tMEASURED is the
interval from when a reference signal reaches a high or low
voltage level to when the output voltages have changed by 0.5 V
from the measured output high or low voltage.
The decay time, tDECAY, is dependent on the capacitative load,
CL, and the current load, iL, on the output pin. It can be
approximated by the following equation:
t
DECAY =
C
L × 0.5 V
i
L
from which
tDIS = tMEASURED – tDECAY
is calculated. If multiple pins (such as the data bus) are dis-
abled, the measurement value is that of the last pin to stop
driving.
Output Enable Time
Output pins are considered to be enabled when they have made
a transition from a high-impedance state to when they start
driving. The output enable time (t ENA) is the interval from
when a reference signal reaches a high or low voltage level to
when the output has reached a specified high or low trip point,
as shown in Figure 15. If multiple pins (such as the data bus)
are enabled, the measurement value is that of the first pin to
start driving.
SPECIFICATIONS (ADSP-2101/2105/2115/2161/2163)
3.0V
1.5V
0.0V
2.0V
1.5V
0.8V
INPUT
OUTPUT
Figure 15. Output Enable/Disable
TO
OUTPUT
PIN
50pF
+1.5V
IOH
IOL
Figure 16. Equivalent Device Loading for AC Measurements
(Except Output Enable/Disable)
2.0V
1.0V
t
ENA
REFERENCE
SIGNAL
OUTPUT
t
DECAY
VOH (MEASURED)
OUTPUT STOPS
DRIVING
OUTPUT STARTS
DRIVING
t
DIS
t
MEASURED
VOL (MEASURED)
VOH (MEASURED) – 0.5V
VOL (MEASURED) +0.5V
HIGH-IMPEDANCE STATE.
TEST CONDITIONS CAUSE
THIS VOLTAGE LEVEL TO BE
APPROXIMATELY 1.5V.
VOH (MEASURED)
VOL (MEASURED)
相關(guān)PDF資料
PDF描述
ADSP-BF542MBBCZ-5M IC DSP 16BIT 533MHZ MDDR 400CBGA
ADSP-BF525KBCZ-5C2 IC DSP CTRLR 16B W/CODEC 289BGA
ADSP-21266SKBCZ-2D IC DSP 32BIT 200MHZ 136-CSPBGA
SWS600L-48 POWER SUPPLY 48V SGL OUTPUT
DS75LXU+T&R IC THERMOMETER/STAT DIG 8-UMAX
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2105BP-80REEL 制造商:Analog Devices 功能描述:DSP FIX PT 16BIT 20MHZ 20MIPS - Tape and Reel
ADSP-2105BPZ-80 功能描述:IC DSP CONTROLLER 16BIT 68PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:ADSP-21xx 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-2105BPZ-80 制造商:Analog Devices 功能描述:IC 16-BIT MICROCOMPUTER
ADSP-2105BPZ-80RL 制造商:Analog Devices 功能描述:
ADSP-2105KP-40 制造商:Analog Devices 功能描述:Digital Signal Processor, 16 Bit, 68 Pin, Plastic, PLCC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*